## MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation

**Jinyan Xu**<sup>1</sup>, Yiyuan Liu<sup>1</sup>, Sirui He<sup>2</sup>, Haoran Lin<sup>1</sup>, Yajin Zhou<sup>1</sup>, and Cong Wang<sup>2</sup>



<sup>1</sup> Zhejiang University <sup>2</sup> City University of Hong Kong

August, 2023



### **Motivation**

• Even the most advanced commercial processor is not perfect

Product	Last Update	#Errata	#Fixed
Intel 13 <sup>th</sup> Generation	2023	42	2
Intel 12 <sup>th</sup> Generation	2023	56	10
Intel 11 <sup>th</sup> Generation	2023	36	10
Intel 10 <sup>th</sup> Generation	2023	85+145	27+12
AMD EPYC 9004 Series	2023	40	0
AMD EPYC 7002 Series	2023	39	0
AMD EPYC 7003 Series	2022	62	0
AMD 1 <sup>st</sup> /2 <sup>nd</sup> Ryzen Series	2019	45/60	0

### **Motivation**

• Even the most advanced commerc

Product	Last Update
Intel 13 <sup>th</sup> Generation	2023
Intel 12 <sup>th</sup> Generation	2023
Intel 11 <sup>th</sup> Generation	2023
Intel 10 <sup>th</sup> Generation	2023
AMD EPYC 9004 Series	2023
AMD EPYC 7002 Series	2023
AMD EPYC 7003 Series	2022
AMD 1 <sup>st</sup> /2 <sup>nd</sup> Ryzen Series	2019



文A Translate

### PSA: EPYC 7002 CPUs may hang after 1042 days of uptime

The April 2023 Epyc 2nd gen revision guide has errata #1474:

#### Description

A core will fail to exit CC6 after about 1044 days after the last system reset. The time of failure may vary depending on the spread spectrum and REFCLK frequency.

#### **Potential Effect on System**

A core will hang.

#### Suggested Workaround

Either disable CC6 or reboot system before the projected time of failure.

Fix Planned

No fix planned

Despite what they say, the problem actually manifests at 1042 days and roughly 12 hours. The TSC ticks at 2800 MHz, and 2800 \* 10\*\*6 \* 1042.5 days almost equals 0x38000000000000, which has too many zeros not to be a coincidence.

Note that your server will almost definitely hang, requiring a physical (or IPMI) reboot, because no interrupts, including NMIs, can be delivered to the zombie cores: this means no scheduler, no IPIs, nothing will work.

Read more ~







#### Pentium FDIV bug

From Wikipedia, the free encyclopedia

The **Pentium FDIV bug** is a hardware bug affecting the floating-point unit (FPU) of the early Intel Pentium processors. Because of the bug, the processor would return incorrect binary floating point results when dividing certain pairs of high-precision numbers. The bug was discovered in 1994 by Thomas R. Nicely, a professor of mathematics at Lynchburg College.<sup>[1]</sup> Missing values in a lookup table used by the FPU's floating-point division algorithm led to calculations acquiring small errors. While these errors would in most use-cases only occur rarely and result in small deviations from the correct output values, in certain circumstances the errors can occur frequently and lead to more significant deviations.<sup>[2]</sup>

The severity of the FDIV bug is debated. Though rarely encountered by most users (Byte magazine estimated that 1 in 9 billion floating point divides with random parameters would produce inaccurate results),<sup>[3]</sup> both

the flaw and Intel's initial handling of the matter were heavily criticized by the tech community.



HOME > EXTREME > AMD PHENOM, BARCELONA CHIPS HIT BY LOCK-UP BUG

#### AMD Phenom, Barcelona Chips Hit By Lock-up Bug

By Mark Hachman on December 5, 2007 at 4:54 pm

This site may earn affiliate commissions from the links on this page. Terms of use.

AMD has confirmed a bug that can cause its new Phenom and existing Barcelona processors to lock up.

Specifically, AMD has found a bug in the translation-lookaside buffer, which can impact some of AMD's guad-core chips. AMD will rework both chips and provide a new stepping, sources said, but in the meantime motherboard manufacturers are being asked to distribute a BIOS patch that, unfortunately, reportedly cuts performance by about 10 percent.

"You may remember that during our Q3 earnings call, AMD acknowledged that our initial ramp of Barcelona had been slower than anticipated," AMD spokesman Phil Hughes said in an emailed statement. "However we did say during that call that we would ship 'hundreds of thousands of quad-core processors' into the server and desktop segments during Q4. AMD is tracking to this guidance. Quad Core AMD Opteron processor is the most advanced x86 processor ever introduced to the market and as such there are design and process tuning steps that will take longer than expected.

"There has been some talk about an erratum relative to our TLB cache in Barcelona as well as Phenom processors resulting in delays," Hughes added. "AMD notified customers of this erratum and released a BIOS fix prior to the Nov. 19th launch that resolves it. We are experiencing strong AMD Phenom demand and are shipping parts to channel, system builders and OEM customers."



Content

Archives

Search

Kernel

Security

Edition

page

 $\equiv$ 

5

A88581-66 5X837

intal

pentium

L4142588 INTEL@@1992

(sSpec=SX837) with the FDIV bug

66 MHz Intel Pentium

#### User: Password:

#### Intel Skylake/Kaby Lake processors: broken hyper-threading

[Log in]|Subscribe]|Register





The Memory Sinkhole - Unleashing An X86 Design Flaw Allowing Universal Privilege Escalation





avs of











### **DifuzzRTL:**







### 1. Complex Input Grammar

11:	
	<b>lui</b> x4, 0x40052
	addi x4, x4, -768
	<b>lw</b> x2, 0(x4)

- Read the base address from x4
- Calculate the effective address by adding x4 to the offset
- Load different length of value from the effective address
- Save the value from memory to x2

C2: Instruction Field lb, lh, lw, ld, lbu, lhu, lwu, <u>Reserved</u>

C3: Program Semantic

**C1:** Processor State

 $x4 \in \{\text{memory range}\}$ 

(x4 + offset) % 4 == 0







Mutating those instructions that are going to be executed

- all mutations are executed, yielding effective coverage
- use runtime context to simplify input generation



## **Stimulus Template Generation**

### DifuzzRTL: 1 11: 2 lui x4, 0x40052 3 addi x4, x4, -768 1 w x2, 0(x4)

ld x1, RDM\_DATA\_ADDR(x0)

**MorFuzz:** 

3

4

5

fuzztext\_ls\_27:

# template inst

**lh** x??, ??(x??)

# magic inst

### **Magic Instruction**

- load a random value with desired type into target register
- processor state mutation primitive

### **Template Instruction**

- blank instruction with dummy fields
- instruction field & program semantic mutation primitive

## **Runtime Instruction Morphing**





## **Synchronizable Co-simulation**



### Commit Stage

- DUT commits control flow info
- REF execute one step
- cross-check control flow info
  - match, continue
  - mismatch, report as bug
- REF commits reference write-back data

### Judge Stage

- DUT finally commits write-back data
- cross-check wdata
  - match, continue
  - mismatch, analysis committed info
    - sync DUT state to REF if permitted
    - otherwise report as bug

### MorFuzz



## **Bug Detected**

### MorFuzz detected 19 bugs including 17 new bugs, 13 CVEs

Processor	Bug Description	<b>CVE/Issue ID</b>	CWE	New Bug	Confirmed	Fixed
Rocket	B1: Treat aes64ksli with rcon greater than 0xA as valid	CVE-2022-34632	CWE-327	$\checkmark$	$\checkmark$	$\checkmark$
	B2: Error in condition of the rocc_illegal signal	Issue #2980	CWE-1281	$\checkmark$	$\checkmark$	$\checkmark$
	B3: The vsstatus.xs is writable	CVE-2022-34627	CWE-732	$\checkmark$	$\checkmark$	$\checkmark$
BOOM	<b>B4</b> : Incorrect exception type when a PMA violation	CVE-2022-34636	CWE-1202	$\checkmark$	$\checkmark$	
	<b>B5</b> : Incorrect exception type when a PMP violation	CVE-2022-34641	CWE-1198	$\checkmark$	$\checkmark$	
	<b>B6</b> : Floating-point instruction with invalid rm field does not raise exception	Issue #458	CWE-391		$\checkmark$	
	<b>B7</b> : Floating-point instruction with invalid frm does not raise exception	Issue #492	CWE-391		$\checkmark$	
CVA6	B8: Crafted or incorrectly formatted sfence.vma instructions are executed	CVE-2022-34633	CWE-1242	$\checkmark$	$\checkmark$	$\checkmark$
	B9: Crafted or incorrectly formatted dret instructions are executed	CVE-2022-34634	CWE-1242	$\checkmark$	$\checkmark$	$\checkmark$
	B10: Non-standard fence instructions are treated as illegal	CVE-2022-34639	CWE-1209	$\checkmark$	$\checkmark$	$\checkmark$
	B11: The mstatus.sd field does not update immediately	CVE-2022-34635	CWE-1199	$\checkmark$	$\checkmark$	
	B12: The value of mtval/stval after ecall/ebreak is incorrect	CVE-2022-34640	CWE-755	$\checkmark$	$\checkmark$	
	<b>B13</b> : Incorrect exception type when a PMA violation	CVE-2022-34636	CWE-1202	$\checkmark$	$\checkmark$	
	<b>B14</b> : Incorrect exception type when a PMP violation	CVE-2022-34641	CWE-1198	$\checkmark$	$\checkmark$	$\checkmark$
	<b>B15</b> : Incorrect exception type when accessing an illegal virtual address	CVE-2022-34637	CWE-754	$\checkmark$	$\checkmark$	
	<b>B16</b> : Improper physical PC truncate	Issue #901	<b>CWE-222</b>	$\checkmark$	$\checkmark$	
	<b>B17</b> : Incorrect lr exception type	CVE-2022-37182	CWE-754	$\checkmark$	$\checkmark$	
Spike	B18: The component mcontrol.action contains the incorrect mask	CVE-2022-34642	CWE-787	$\checkmark$	$\checkmark$	$\checkmark$
	<b>B19</b> : Incorrect exception priotrity when accessing memory	CVE-2022-34643	CWE-754	$\checkmark$	$\checkmark$	$\checkmark$



4.4× than DifuzzRTL, 3.1× than riscv-torture, 1.6× than riscv-dv



## Conclusion

MorFuzz is a novel Processor Fuzzer

- detect architecture functional bugs automatically
  - instruction morphing effectively guides fuzzing
  - state synchronization eliminates false positive
- thorough evaluation on real world processors
  - faster & higher coverage than SOTA
  - detected 19 bugs with 13 CVEs assigned
- battle-hardened and open-source
  - deployed in a undergraduate CPU design course (50+ students)
  - 1<sup>st</sup> Place in HACK@DAC 2023
  - <a href="https://github.com/sycuricon/MorFuzz">https://github.com/sycuricon/MorFuzz</a>



# **Thank You!**

Jinyan Xu phantom@zju.edu.cn