# Lord of the Ring(s): Side Channel Attacks on the CPU On-Chip Ring Interconnect Are Practical



Riccardo Paccagnella Licheng Luo Christopher W. Fletcher University of Illinois at Urbana-Champaign

### Abstract

We introduce the first microarchitectural side channel attacks that leverage contention on the CPU ring interconnect. There are two challenges that make it uniquely difficult to exploit this channel. First, little is known about the ring interconnect's functioning and architecture. Second, information that can be learned by an attacker through ring contention is noisy by nature and has coarse spatial granularity. To address the first challenge, we perform a thorough reverse engineering of the sophisticated protocols that handle communication on the ring interconnect. With this knowledge, we build a crosscore covert channel over the ring interconnect with a capacity of over 4 Mbps from a single thread, the largest to date for a cross-core channel not relying on shared memory. To address the second challenge, we leverage the fine-grained temporal patterns of ring contention to infer a victim program's secrets. We demonstrate our attack by extracting key bits from vulnerable EdDSA and RSA implementations, as well as inferring the precise timing of keystrokes typed by a victim user.

# 1 Introduction

Modern computers use multicore CPUs that comprise several heterogeneous, interconnected components often shared across computing units. While such resource sharing has offered significant benefits to efficiency and cost, it has also created an opportunity for new attacks that exploit CPU microarchitectural features. One class of these attacks consists of software-based covert channels and side channel attacks. Through these attacks, an adversary exploits unintended effects (e.g., timing variations) in accessing a particular shared resource to surreptitiously exfiltrate data (in the covert channel case) or infer a victim program's secrets (in the side channel case). These attacks have been shown to be capable of leaking information in numerous contexts. For example, many cache-based side channel attacks have been demonstrated that can leak sensitive information (e.g., cryptographic keys) in cloud environments [48, 62, 82, 105, 112], web browsers [37, 58, 73, 86] and smartphones [59, 90].

Fortunately, recent years have also seen an increase in the awareness of such attacks, and the availability of countermeasures to mitigate them. To start with, a large number of existing attacks (e.g., [6, 7, 15, 25, 26, 35, 36, 77]) can be mitigated by disabling simultaneous multi-threading (SMT) and cleansing the CPU microarchitectural state (e.g., the cache) when context switching between different security domains. Second, cross-core cache-based attacks (e.g., [20, 38, 62]) can be blocked by partitioning the last-level cache (e.g., with Intel CAT [61, 71]), and disabling shared memory between processes in different security domains [99]. The only known attacks that would still work in such a restrictive environment (e.g., DRAMA [79]) exist outside of the CPU chip.

In this paper, we present the first on-chip, cross-core side channel attack that works despite the above countermeasures. Our attack leverages contention on the ring interconnect, which is the component that enables communication between the different CPU units (cores, last-level cache, system agent, and graphics unit) on many modern Intel processors. There are two main reasons that make our attack uniquely challenging. First, the ring interconnect is a complex architecture with many moving parts. As we show, understanding how these often-undocumented components interact is an essential prerequisite of a successful attack. Second, it is difficult to learn sensitive information through the ring interconnect. Not only is the ring a contention-based channel-requiring precise measurement capabilities to overcome noise-but also it only sees contention due to spatially coarse-grained events such as private cache misses. Indeed, at the outset of our investigation it was not clear to us whether leaking sensitive information over this channel would even be possible.

To address the first challenge, we perform a thorough reverse engineering of Intel's "sophisticated ring protocol" [57,87] that handles communication on the ring interconnect. Our work reveals what physical resources are allocated to what ring agents (cores, last-level cache slices, and system agent) to handle different protocol transactions (loads from the last-level cache and loads from DRAM), and how those physical resources arbitrate between multiple in-flight transaction packets. Understanding these details is necessary for an attacker to measure victim program behavior. For example, we find that the ring prioritizes in-flight over new traffic, and that it consists of two independent lanes (each with four physical sub-rings to service different packet types) that service interleaved subsets of agents. Contrary to our initial hypothesis, this implies that two agents communicating "in the same direction, on overlapping ring segments" is not sufficient to create contention. Putting our analysis together, we formulate for the first time the necessary and sufficient conditions for two or more processes to contend with each other on the ring interconnect, as well as plausible explanations for what the ring microarchitecture may look like to be consistent with our observations. We expect the latter to be a useful tool for future work that relies on the CPU uncore.

Next, we investigate the security implications of our findings. First, leveraging the facts that i) when a process's loads are subject to contention their mean latency is larger than that of regular loads, and ii) an attacker with knowledge of our reverse engineering efforts can set itself up in such a way that its loads are guaranteed to contend with the first process' loads, we build the first cross-core covert channel on the ring interconnect. Our covert channel does not require shared memory (as, e.g., [38, 108]), nor shared access to any uncore structure (e.g., the RNG [23]). We show that our covert channel achieves a capacity of up to 4.14 Mbps (518 KBps) from a single thread which, to our knowledge, is faster than all prior channels that do not rely on shared memory (e.g., [79]), and within the same order of magnitude as state-of-the-art covert channels that do rely on shared memory (e.g., [38]).

Finally, we show examples of side channel attacks that exploit ring contention. The first attack extracts key bits from vulnerable RSA and EdDSA implementations. Specifically, it abuses mitigations to preemptive scheduling cache attacks to cause the victim's loads to miss in the cache, monitors ring contention while the victim is computing, and employs a standard machine learning classifier to de-noise traces and leak bits. The second attack targets keystroke timing information (which can be used to infer, e.g., passwords [56, 88, 111]). In particular, we discover that keystroke events cause spikes in ring contention that can be detected by an attacker, even in the presence of background noise. We show that our attack implementations can leak key bits and keystroke timings with high accuracy. We conclude with a discussion of mitigations.

# 2 Background and Related Work

**CPU Cache Architecture** CPU caches on modern x86 Intel microarchitectures are divided in L1, L2 and L3 (often called last-level cache or LLC). The L1 and (in most microarchitectures) L2 caches are fast (4 to 12 cycles), small, and local to each CPU core. They are often referred to as *private caches*. The LLC is slower (40 to 60 cycles), bigger, and shared across CPU cores. Since Nehalem-EX [54], the LLC



Figure 1: Logical block diagram of the ring interconnect on client-class Intel CPUs. Ring agents are represented as white boxes, the interconnect is in red and the ring stops are in blue. While the positioning of cores and slices on the die varies [21], the ordering of their respective ring stops in the ring is fixed.

is divided into LLC slices of equal size, one per core.

Caches of many Intel CPUs are inclusive, meaning that data contained in the L1 and L2 caches must also reside in the LLC [47], and set-associative, meaning that they are divided into a fixed number of *cache sets*, each of which contains a fixed number of *cache ways*. Each cache way can fit one *cache line* which is typically of 64 bytes in size and represents the basic unit for cache transactions. The cache sets and the LLC slice in which each cache line is stored are determined by its address bits. Since the private caches generally have fewer sets than the LLC, it is possible for cache lines that map to different LLC sets to map to the same L2 or L1 set.

When a core performs a load from a memory address, it first looks up if the data associated to that address is available in the L1 and L2. If available, the load results in a *hit* in the private caches, and the data is serviced locally. If not, it results in a *miss* in the private caches, and the core checks if the data is available in the LLC. In case of an LLC miss, the data needs to be copied from DRAM through the memory controller, which is integrated in the system agent to manage communication between the main memory and the CPU [47]. Intel also implements hardware prefetching which may result in additional cache lines being copied from memory or from the LLC to the private caches during a single load.

**Ring Interconnect** The *ring interconnect*, often referred to as ring bus, is a high-bandwidth on-die interconnect which was introduced by Intel with the Nehalem-EX microarchitecture [54] and is used on most Intel CPUs available in the market today [47]. Shown in Figure 1, it is used for intra-processor communication between the cores, the LLC, the system agent (previously known as Uncore) and the GPU. For example, when a core executes a load and it misses in its private caches (L1-L2), the load has to travel through the ring interconnect to reach the LLC and/or the memory controller. The different CPU consumers/producers communicating on the ring interconnect are called *ring agents* [50]. Each ring agent communicates with the ring through a ring stop (sometimes referred to as interface block [50], node router [11,27], or *ring station* [84]). Every core shares its ring stop with one LLC slice. To minimize latency, traffic on the ring interconnect always uses the shortest path, meaning that ring stops can inject/receive traffic in both directions (right or left in our diagram) and always choose the direction with the shortest path to the destination. Finally, the communication protocol on the the ring interconnect makes use of four physical rings: request, snoop, acknowledge and data ring [57].

### 2.1 Microarchitectural Side Channels

Most microarchitectural channels can be classified using two criteria. First, according to the microarchitectural resource that they exploit. Second, based on the degree of concurrency (also referred to as *leakage channel*) that they rely on [31].<sup>1</sup>

**Target Resource Type** We distinguish between *eviction-based* (also referred to as *persistent-* or *residual-state*) and *contention-based* (also known as *transient state*) attacks. Eviction-based channels are stateful: the adversary actively brings the microarchitectural resource into a known state, lets the victim execute, and then checks the state of the shared resource again to learn secrets about the victim's execution. In these attacks, the side effects of the victim code completes. The root cause of these attacks is the limited storage space of the shared microarchitectural resource. Examples of shared resources that can be used for eviction-based channels are the L1 data [60, 74, 77] and instruction [2, 5, 112] caches, the TLB [36], the branch target buffer (BTB) [24, 25] and the last-level cache (LLC) [20, 33, 38, 39, 48, 51, 62, 66, 85, 108, 113].

Contention-based channels are stateless: the adversary passively monitors the latency to access the shared resource and uses variations in this latency to infer secrets about the victim's execution. In these attacks, the side effects of the victim's execution are only visible while the victim is executing. The root cause of these attacks is the limited bandwidth capacity of the shared resource. Examples of resources that can be used for contention-based channels are functional units [102], execution ports [7, 15, 35], cache banks [110], the memory bus [105] and random number generators [23]. The attack presented in this paper is a contention-based channel.

**Leakage Channel** We further classify attacks as either relying on *preemptive scheduling*, *SMT* or *multicore* techniques. Preemptive scheduling approaches [2, 10, 17, 25, 26, 40, 41, 70, 74, 83, 100, 112], also referred to as *time-sliced* approaches, consist of the victim and the attacker time-sharing a core. In these attacks, the victim and the attacker run on the same core and their execution is interleaved. Simultaneous multithreading (SMT) approaches [3, 4, 7, 36, 60, 74, 77, 102] rely on the victim and the attacker executing on the same core in parallel (concurrently). Multicore approaches [20, 23, 38, 39, 48, 51, 62, 66, 91, 106–108, 113] are the most generic with the victim and



Figure 2: Load latency (in cycles) from different LLC slices *s* (and fixed cache set index p = 5) on each core *c* of our Coffee Lake CPU. The latency grows when the distance between the core's ring stop and the target LLC slice's ring stop grows.

the attacker running on separate cores. The attack presented in this paper uses the multicore leakage channel.

#### 2.2 Side Channel Defenses

Several defenses to microarchitectural side channels have been proposed. We focus here on generic approaches. The most straightforward approach to block a side channel is to disable the sharing of the microarchitectural component on which it relies. For example, attacks that rely on simultaneous multithreading (SMT) can be thwarted by disabling SMT, which is an increasingly common practice for both cloud providers and end users [9, 18, 64]. Other approaches propose to partition the shared resource to ensure that its use by the victim cannot be monitored by the attacker [53, 61, 89, 101, 115]. For example, Liu et al. [61] present a defense to multicore cache attacks that uses Intel CAT [71] to load sensitive victim cache lines in a secure LLC partition where they cannot be evicted by the attacker. Finally, for channels that rely on preemptive scheduling and SMT, one mitigation approach is to erase the victim's footprint from the microarchitectural state across context switches. For example, several works proposed to flush the CPU caches on context switches [16, 30-32, 34, 40, 41, 74, 77, 89, 96, 114].

### **3** Reverse Engineering the Ring Interconnect

In this section, we set out to understand the microarchitectural characteristics of the ring interconnect on modern Intel CPUs, with a focus on the necessary and sufficient conditions for an adversary to create and monitor contention on it. This information will serve as the primitive for our covert channel (Section 4) and side channel attacks (Section 5).

**Experimental Setup** We run our experiments on two machines. The first one uses an 8-core Intel Core i7-9700 (Coffee Lake) CPU at 3.00GHz. The second one uses a 4-core Intel Core i7-6700K (Skylake) CPU at 4.00GHz. Both CPUs have an inclusive, set-associative LLC. The LLC has 16 ways and 2048 sets per slice on the Skylake CPU and 12 ways and 2048

<sup>&</sup>lt;sup>1</sup>Other classifications exist, such as the historical one into storage or timing channels [1], but our classification is more useful for this paper.

sets per slice on the Coffee Lake CPU. Both CPUs have an 8-way L1 with 64 sets and a 4-way L2 with 1024 sets. We use Ubuntu Server 16.04 with the kernel 4.15 for our experiments.

### 3.1 Inferring the Ring Topology

**Monitoring the Ring Interconnect** We build on prior work [28] and create a monitoring program that measures, from each core, the access time to different LLC slices. Let  $W_{L1}$ ,  $W_{L2}$  and  $W_{LLC}$  be the associativities of the L1, L2 and LLC respectively. Given a core *c*, an LLC slice index *s* and an LLC cache set index *p*, our program works as follows:

- 1. It pins itself to the given CPU core c.
- 2. It allocates a buffer of  $\geq 400$  MB of memory.<sup>2</sup>
- 3. It iterates through the buffer looking for  $W_{LLC}$  addresses that map to the desired slice *s* and LLC cache set *p* and stores them into the *monitoring set*. The slice mapping is computed using the approach from Maurice et al. [65], which uses hardware performance counters. This step requires root privileges, but we will discuss later how we can compute the slice mapping also with unprivileged access.
- 4. It iterates through the buffer looking for  $W_{L1}$  addresses that map to the same L1 and L2 cache sets as the addresses of the monitoring set, but a different LLC cache set (i.e., where the LLC cache set index is not p) and stores them into a set which we call the *eviction set*.
- 5. It performs a load of each address of the monitoring set. After this step, all the addresses of the monitoring set should hit in the LLC because their number is equal to  $W_{LLC}$ . Some of them will hit in the private caches as well.
- 6. It evicts the addresses of the monitoring set from the private caches by accessing the addresses of the eviction set. This trick is inspired by previous work [106] and ensures that the addresses of the monitoring set are cached in the LLC, but not in the private caches.
- 7. It times loads from the addresses of the monitoring set one at a time using the timestamp counter (rdtsc) and records the measured latencies. These loads will miss in the private caches and hit in the LLC. Thus, they will need to travel through the ring interconnect. Steps 6-7 are repeated as needed to collect the desired number of latency samples.

**Results** We run our monitoring program on each CPU core and collect 100,000 samples of the "load latency" from each different LLC slice. The results for our Coffee Lake CPU are plotted in Figure 2. The results for our Skylake CPU are in the extended version [81]. These results confirm that the logical topology of the ring interconnect on both our CPUs matches the linear topology shown in Figure 1. That is:

1. The LLC load latency is larger when the load has to travel longer distances on the ring interconnect.

Once this topology and the respective load latencies are known to the attacker, they will be able to map any addresses to their slice by just timing how long it takes to access them and comparing the latency with the results of Figure 2. As described so far, monitoring latency narrows down the possible slices from n to 2. To pinpoint the exact slice a line maps to, the attacker can then triangulate from 2 cores. This does not require root access. Prior work explores how this knowledge can be used by attackers to reduce the cost of finding eviction sets and by defenders to increase the number of colors in page coloring [38, 109]. What else can an attacker do with this knowledge? We investigate this question in the next section.

#### 3.2 Understanding Contention on the Ring

We now set out to answer the question: under what circumstances can two processes contend on the ring interconnect? To this end, we reverse engineer Intel's "sophisticated ring protocol" [57, 87] that handles communication on the ring interconnect. We use two processes, a *receiver* and a *sender*.

Measuring Contention The receiver is an optimized version of the monitoring program described in Section 3.1, that skips Steps 4 and 6 (i.e., does not use an eviction set) thanks to the following observation: since on our CPUs  $W_{LLC} > W_{L1}$ and  $W_{LLC} > W_{L2}$ , not all the  $W_{LLC}$  addresses of the monitoring set can fit in the L1 and L2 at any given time. For example, on our Skylake machine,  $W_{LLC} = 16$  and  $W_{L2} = 4$ . Consider the scenario when we access the first 4 addresses of our monitoring set. These addresses fit in both the private caches and the LLC. However, we observe that accessing one by one the remaining 12 addresses of the monitoring set evicts the first 4 addresses from the private caches. Hence, when we load the first addresses again at the next iteration, we still only hit in the LLC. Using this trick, if we loop through the monitoring set and access its addresses in order, we can always load from the LLC. To ensure that the addresses are accessed in order, we serialize the loads using pointer chasing, which is a technique also used in prior work [36, 62, 94, 100]. Further, to make it less likely to suffer LLC evictions due to external noise, our receiver evenly distributes the  $W_{LLC}$  addresses of the monitoring set across two LLC cache sets (within the same slice). Finally, to amplify the contention signal, our receiver times 4 sequential loads at a time instead of 1. The bulk of our receiver's code is shown in Listing 1 (in Appendix A).

**Creating Contention** The *sender* is designed to create contention on specific segments on the ring interconnect by "bombarding" it with traffic. This traffic is sent from its core to different CPU components which sit on the ring, such as LLC slices and the system agent. To target a specific LLC slice, our sender is based on the same code as the receiver. However, it does not time nor serialize its loads. Further, to generate more traffic, it uses a larger monitoring set with  $2 \times W_{LLC}$  addresses (evenly distributed across two LLC cache sets). To

<sup>&</sup>lt;sup>2</sup>We found 400 MB to be enough to contain the  $W_{LLC}$  addresses of Step 2.

Receiver slice 0 Sender slice: 0 1 2 3 4 5 6 7	Receiver slice 1 Sender slice: 0 1 2 3 4 5 6 7	Receiver slice 2 Sender slice: 0 1 2 3 4 5 6 7	Receiver slice 3 Sender slice: 0 1 2 3 4 5 6 7	Receiver slice 4 Sender slice: 0 1 2 3 4 5 6 7	Receiver slice 5 Sender slice: 0 1 2 3 4 5 6 7	Receiver slice 6 Sender slice: 0 1 2 3 4 5 6 7	Receiver slice 7 Sender slice: 0 1 2 3 4 5 6 7
Receiver core 0 Sender core: 7 6 5 4 3 2 1 ******	7 6 5 4 3 2 1 0 * * * * * * * * * * * * * * * * * * *	7     6     2     1     0       7     6     7     7     0     1       7     7     7     7     1     0       7     7     7     7     1     0       7     7     7     7     1     0       7     7     7     7     1     0       7     7     7     7     1     0       7     7     7     7     1     0       7     7     7     7     1     0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0
ceiver core 1 5 4 3 2 1 ****	0 1 2 3 4 5 6 7	0 1 2 3 4 5 6 7 0 1 2 5 7 0 1	0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 7 7 0 1 2 3 4 5 6 7 7 7 0 1 2 3 4 5 6 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	0 1 2 3 4 5 6 7 0 1 2 3 4 5 7 0 1	0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 10 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 10 1 2 3 4 5 6 7 10 1 2 3 4 5 6 7 10 1 2 3 4 5 6 7 10 1 2 3 4 5 6 7 10 1 2 3 4 5 6 7 10 1 2 3 4 5 6 7 10 1 2 3 4 5 6 7 10 1 2 3 4 5 6 7 10 1 2 3 4 5 6 7 10 1 2 3 4 5 6 7 10 1 2 3 4 5 6 7 10 1 2 3 4 5 6 7 10 1 2 3 4 5 6 7 10 1 2 3 4 5 6 7 10 1 2 3 4 5 6 7 10 1 2 3 4 5 6 7 10 1 2 3 4 5 6 7 10 1 2 3 4 5 7 10 1 2 3 4 5 7 10 1 2 3 4 5 7 10 1 2 3 4 5 7 10 1 2 3 4 5 7 10 1 2 3 4 5 7 10 1 2 3 4 5 7 10 10 10 10 10 10 10 10 10 10 10 10 10	0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 1 1 1 2 1
ceiver core 2 ander core 2 5 4 3 2 1 ****	0 1 2 3 4 5 6 7 * 1	0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 0 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7 8	1 2 3 4 5 6 7 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	1 2 3 4 3 6 7 10       1 2 3 4 3 7 10       1 2 3 4 3 7 10       1 2 3 4 3 7 10       1 2 3 4 3 7 10       1 2 3 4 3 7 10       1 2 3 4 3 7 10       1 2 3 4 3 7 10       1 2 3 4 3 7 10       1 2 3 4 3 7 10       1 3 4 3 7 10       1 3 5 7 10       1 4 3 7 10       1 5 7 10       1 5 7 10       1 5 7 10       1 5 7 10       1 5 7 10       1 6 7 10       1 7 10       1 7 10       1 8 7 10       1 9 7 10       1 9 7 10       1 1 10        1 1 10 <td>0 1 2 3 4 5 6 7 0 1 2 5 7 0</td> <td>0 1 2 3 4 5 6 7 0 1 2 4 5 7 7 0 1 2 4 5 7 7 7 0 1 2 4 5 7</td> <td>7 0 1 2 3 4 5 6 7 7 0 7 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7</td>	0 1 2 3 4 5 6 7 0 1 2 5 7 0	0 1 2 3 4 5 6 7 0 1 2 4 5 7 7 0 1 2 4 5 7 7 7 0 1 2 4 5 7	7 0 1 2 3 4 5 6 7 7 0 7 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7
seiver core 3 ander core: 5 4 3 2 1 ***	0 1 2 3 4 5 6 7 0 1 2 5	0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 1 2 5	7 6 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	7 6 5 4 8 2 1 0 7 8 9 7 4 9 7 1 0 7 8 9 7 9 7 9 7 9 7 9 7 9 7 9 7 9 7 9 7	0 1 2 3 4 5 6 7 1 2 3 4 5 6 7 1 2 4 5 6 7 1 4 5 7 1 4 5 7 1 5 7 1 5 7 1 7 7 7 1 7	0 1 2 3 4 5 6 7 3 4 5 6 7 3 7 4 3 7 4 7 4 7 4 7 4 7 4 7 4 7 4 7 4	7 6 5 7 2 1 0 7 8 2 1 0 7 8 4 3 1 0 7 8 4 5 1 0 7 8 4
ceiver core 4	0 1 2 3 4 5 6 7 * 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 1 2 3 4 5 6 7 0 * * * * * * * * * * * * * * * * * * *	0 1 2 3 4 5 6 7	0 1 2 3 4 5 6 7 * 3 1 0 * 4 3 2 1 0 * 4 4 3 2 1 0 * 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	0 1 2 3 4 5 6 7 0 1 2 4 7 0	0 1 2 3 4 5 6 7	0 1 2 3 4 5 6 7
ceiver core 5 and a core: 5 4 3 2 1 * * * * *	0 1 2 3 4 5 6 7	0 1 2 3 4 5 6 7 0 1 2 5 7 0 1 2	0 1 2 3 4 5 6 7 7 0 1 2 3 4 5 6 7 8 0 1 2 4 5 7 8 0 1 1	0 1 2 3 4 5 6 7 * 1 0 0 1 2 3 4 5 6 7 * 1 0 0 1 2 3 4 5 6 7 * 1 0 * 1 0	0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 1 2 4 5 7 1 2 4 5 7 1 2 5 7	0 1 2 3 4 5 6 7	0 1 2 3 4 5 6 7 x 6 4 x 6 4 x 7 x 7 x 7 x 7 x 7 x 7 x 7 x 7
ceiver core 6 ender core: 5 4 3 2 1 * * * * *	0 1 2 3 4 5 6 7 0 1 2 3 5 7 0 1 2 5 7	0 1 2 3 4 5 6 7	0 1 2 3 4 5 6 7	2 0 1 2 3 4 5 6 7	0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 1 1 1 2 3 4 5 6 7 1 1 2 3 4 5 7 1 1 1 2 3 4 5 7 1 1 1 1 1 1 1 1 1 1 1	0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 1	2 0 1 2 3 4 5 6 7
Receiver core 7 Sender core 7 6 5 4 3 2 1 * * * * * *	0 1 2 3 4 5 6 7 0 1 2 5 7	0 1 2 3 4 5 6 7	0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 1 2 5	0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 1 8 8 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 1 8 4 1 8	0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 1 4 4 4 4 1 7 4 4 1 7 4 4 4 1 7	0 1 2 3 4 5 6 7 0 1 2 3 4 5 7 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 0 1 2 3 4 5 7 0 1 2 3 5 7 0 1 2 3 5 7 0 1 2 5 7 0 1

Figure 3: Ring interconnect contention heatmap when both the receiver and the sender perform loads that miss in their private caches and hit in the LLC. The *y* axes indicate the core where the sender and the receiver run, and the *x* axes indicate the target LLC slice from which they perform their loads. Cells with a star ( $\bigstar$ ) indicate slice contention (when  $R_s = S_s$ ), while **gray** cells indicate contention on the ring interconnect (with darker grays indicating larger amounts of contention).

target the system agent (*SA*), our sender uses an even larger monitoring set with  $N > 2 \times W_{LLC}$  addresses. Because not all these *N* addresses will fit in two LLC cache sets, these loads will miss in the cache, causing the sender to communicate with the memory controller (in the SA).

**Data Collection** We use the *receiver* and the *sender* to collect data about ring contention. For the first set of experiments, we configure the sender to continuously load data from a single LLC slice (without LLC misses). For the second set of experiments, we configure the sender to always incur misses

on its loads from the target LLC slice. To prevent unintended additional noise, we disable the prefetchers and configure the sender and the receiver to target different cache sets so that they do not interfere through traditional eviction-based attacks. We refer to the sender's core as  $S_c$ , the slice it targets as  $S_s$ , the receiver's core as  $R_c$  and the slice it targets as  $R_s$ . For both core and slice numbering, we follow the diagram of Figure 1. For every combination of  $S_c$ ,  $S_s$ ,  $R_c$  and  $R_s$ , we test if running the sender and the receiver concurrently affects the load latency measured by the receiver. We then compare the results with a baseline, where the sender is disabled. We say that

there is contention when the average load latency measured by the receiver is larger than the baseline. Figure 3 shows the results of our first experiment, when the sender always hits in the LLC. Figure 11 (in Appendix A.1) shows the results of our second experiment, when the sender always misses in the LLC. Both figures refer to our Coffee Lake machine. The results of our 4-core Skylake machine are a subset of the 8-core Coffee Lake ones (with  $R_c < 4 \wedge R_s < 4 \wedge S_c < 4 \wedge S_s < 4$ ).

**Observations When the Sender Hits in the LLC** First, there is always contention when  $S_s = R_s$ , irrespective of the sender's and the receiver's positions relative to the LLC slice. This systematic "slice contention" behavior is marked with a  $\bigstar$  in Figure 3, and is likely caused by a combination of i) the sender's and the receiver's loads filling up the slice's request queue (whose existence is mentioned by Intel in [76]), thus causing delays to the processing time of the load requests and ii) the sender's and receiver's loads saturating the bandwidth of the shared slice port (which can supply at most 32 B/cycle [47], or half a cache line per cycle), thus causing delays to the cache lines back to the cores.

2. When an agent bombards an LLC slice with requests, other agents loading from the same slice observe delays.

Second, when  $R_c = R_s$ , there is contention iff  $S_s = R_s$ . That is, receiver's loads from  $R_c = i$  to  $R_s = i$  (*core to home slice traffic*) never contend with sender's loads from  $S_c \neq i$  to  $S_s \neq i$ *i* (*cross-ring traffic*). This confirms that every core *i* has a "home" slice *i* that occupies no links on the ring interconnect except for the shared core/slice ring stop [50].

3. A ring stop can service core to home slice traffic and cross-ring traffic simultaneously.

Third, excluding slice contention  $(S_s \neq R_s)$ , there is never contention if the sender and the receiver perform loads in opposite directions. For example, there is no contention if the receiver's loads travel from "left" to "right" ( $R_c < R_s$ ) and the sender's ones from "right" to "left" ( $S_c > S_s$ ), or vice versa. The fact that loads in the right/left direction do not contend with loads in the left/right direction confirms that the ring has two physical flows, one for each direction (as per Figure 1). This observation is supported by Intel in [57].

4. A ring stop can service cross-ring traffic traveling on opposite directions simultaneously.

Fourth, even when the sender and receiver's loads travel in the same direction, there is never contention if the ring interconnect segments between  $S_c$  and  $S_s$  and between  $R_c$  and  $R_s$  do not overlap. For example, when  $R_c = 2$  and  $R_s = 5$ , there is no contention if  $S_c = 0$  and  $S_s = 2$  or if  $S_c = 5$  and  $S_s = 7$ . This is because load traffic on the ring interconnect only travels through the shortest path between the ring stop of the core and the ring stop of the slice. If the sender's segment does not overlap with the receiver's segment, the receiver will be able to use the full bus bandwidth on its segment.

5. Ring traffic traveling through non-overlapping segments of the ring interconnect does not cause contention.

The above observations narrow us down to the cases when the sender and the receiver perform loads in the same direction and through overlapping segments of the ring. Before we analyze these cases, recall from Section 2 that the ring interconnect consists of four rings: 1) request, 2) acknowledge, 3) snoop and 4) data rings. While it is fairly well known that 64 B cache lines are transferred as two packets over the 32 B data ring [50, 69, 104], little is disclosed about i) what types of packets travel through the other three rings and ii) how packets flow through the four rings during a load transaction. Intel partially answers (i) in [76] and [46] where it explains that the separate rings are respectively used for 1) read/write requests 2) global observation<sup>3</sup> and response messages, 3) snoops to the cores<sup>4</sup> and 4) data fills and write-backs. Further, Intel sheds lights on (ii) in an illustration from [57] which explains the flow of an LLC hit transaction: the transaction starts with a request packet that travels from the core to the target LLC slice<sup>5</sup> (hit flow 1: core $\rightarrow$ slice, request); upon receipt of such packet, the slice retrieves the requested cache line; finally, it sends back to the core a global observation (GO) message followed by the two data packets of the cache line (hit flow 2: slice $\rightarrow$ core, data and acknowledge).

6. The ring interconnect is divided into four independent and functionally separated rings. A clean LLC load uses the request ring, the acknowledge ring and the data ring.

Importantly, however, our data shows that performing loads in the same direction and sharing a segment of the ring interconnect with the receiver is not a sufficient condition for the sender to create contention on the ring interconnect.

First, the receiver does not see any contention if its traffic envelops the sender's traffic of the ring interconnect (i.e.,  $R_c < S_c \le S_s < R_s$  or  $R_s < S_s \le S_c < R_c$ ). For example, when  $R_c = 2$  and  $R_s = 5$ , we see no contention if  $S_c = 3$  and  $S_s = 4$ . This behavior is due to the distributed arbitration policy on the ring interconnect. Intel explains it with an analogy, comparing the ring to a train going along with cargo where each ring slot is analogous to a boxcar without cargo [69]. To inject a new packet on the ring, a ring agent needs to wait for a free boxcar. This policy ensures that traffic on the ring is never blocked

<sup>&</sup>lt;sup>3</sup>Global observations are also known as completion messages [92].

<sup>&</sup>lt;sup>4</sup>Snoops are related to cache coherence. For example, when multiple cores share a cache line in the LLC, the shared LLC can send snoop packets to cores to maintain coherency across copies. Because our sender and receiver do not share any data, their loads should not need to use the snoop ring.

<sup>&</sup>lt;sup>5</sup>Cores use a fixed function to map addresses to slices [57,65,104].

but it may delay the injection of new traffic by other agents, because packets already on the ring have priority over new packets.<sup>6</sup> To create contention on a ring, the sender thus needs to inject its traffic into that ring so that it has priority over the receiver's traffic, which can only happen if its packets are injected at stops upstream from the receiver's ones.

7. A ring stop always prioritizes traffic that is already on the ring over new traffic entering from its agents. Ring contention occurs when existing on-ring traffic delays the injection of new ring traffic.

Second, even when the sender's traffic is prioritized over the receiver's traffic, the receiver does not always observe contention. Let cluster  $A = \{0, 3, 4, 7\}$  and  $B = \{1, 2, 5, 6\}$ . When the sender has priority on the request ring (on the core $\rightarrow$ slice traffic), there is contention if  $S_s$  is in the same cluster as  $R_s$ . Similarly, when the sender has priority on the data/acknowledge rings (on the slice→core traffic), there is contention if  $S_c$  is in the same cluster as  $R_c$ . If the sender has priority on all rings, we observe the union of the above conditions. This observation suggests that each ring may have two "lanes", and that ring stops inject traffic into different lanes depending on the cluster of its destination agent. As an example for the slice $\rightarrow$ core traffic, let  $R_c = 2$  ( $R_c \in B$ ) and  $R_s = 5$ . In this case, traffic from  $R_s$  to  $R_c$  travels on the lane corresponding to core cluster B. When  $S_c = 3$  ( $S_c \in A$ ) and  $S_s = 7$ , traffic from  $S_s$  to  $S_c$  travels on the lane corresponding to core cluster A. The two traffic flows thus do not contend. However, if we change  $S_c$  to  $S_c = 1$  ( $S_c \in B$ ), the traffic from  $S_s$  to  $S_c$  also travels on the lane corresponding to core cluster B, thus contending with the receiver.

8. Each ring has two lanes. Traffic destined to slices in  $A = \{0, 3, 4, 7\}$  travels on one lane, and traffic destined to slices in  $B = \{1, 2, 5, 6\}$  travels on the other lane. Similarly, traffic destined to cores in  $A = \{0, 3, 4, 7\}$  travels on one lane, and traffic destined to cores in  $B = \{1, 2, 5, 6\}$  travels on the other lane.

Finally, we observe that the amount of contention that the sender causes when it has priority only on the slice $\rightarrow$ core traffic is larger than the amount of contention that it causes when it has priority only on the core $\rightarrow$ slice traffic. This is because i) slice $\rightarrow$ core consists of both acknowledge ring and data ring traffic, delaying the receiver on two rings, while core $\rightarrow$ slice traffic only delays the receiver on one ring (the request ring) and ii) slice $\rightarrow$ core data traffic itself consists of 2 packets per load which occupy more slots ("boxcars") on its ring, while request traffic likely consists of 1 packet, occupying only one slot on its ring. Furthermore, the amount of contention is greatest when the sender has priority over both slice $\rightarrow$ core and core $\rightarrow$ slice traffic.

9. Traffic on the data ring creates more contention than traffic on the request ring. Further, contention is larger when traffic contends on multiple rings simultaneously.

Putting this all together, Figure 3 contains two types of contention: slice contention (cells with a  $\bigstar$ ) and ring interconnect contention (gray cells). The latter occurs when the sender's request traffic delays the injection of the receiver's request traffic onto the request ring, or the sender's data/GO traffic delays the injection of the receiver's data/GO traffic onto the data/acknowledge rings. For this to happen, the sender's traffic needs to travel on the same lane, on overlapping segments, and in the same direction as the receiver's traffic. Formally, when the sender hits in the LLC cache, contention happens iff:

$$(S_{s} = R_{s}) \lor$$

$$(R_{c} < R_{s}) \land \{(S_{c} < R_{c}) \land (S_{s} > R_{c}) \land$$

$$[(S_{s} \in A) \land (R_{s} \in A) \lor (S_{s} \in B) \land (R_{s} \in B)] \lor$$

$$(S_{s} > R_{s}) \land (S_{c} < R_{s}) \land$$

$$[(S_{c} \in A) \land (R_{c} \in A) \lor (S_{c} \in B) \land (R_{c} \in B)]\} \lor$$

$$(1)$$

$$(R_{c} > R_{s}) \land \{(S_{c} > R_{c}) \land (S_{s} < R_{c}) \land$$

$$[(S_{s} \in A) \land (R_{s} \in A) \lor (S_{s} \in B) \land (R_{s} \in B)] \lor$$

$$(S_{s} < R_{s}) \land (S_{c} > R_{s}) \land$$

$$[(S_{c} \in A) \land (R_{c} \in A) \lor (S_{c} \in B) \land (R_{c} \in B)]\}$$

**Observations When the Sender Misses in the LLC** We now report our observations on the results of our second experiment (shown in Figure 11), when the sender misses in the LLC. Note that the receiver's loads still hit in the LLC.

First, we still observe the same slice contention behavior that we observed when the sender hits in the LLC. This is because, even when the requested cache line is not present in  $S_s$ , load requests still need to travel from  $S_c$  to  $S_s$  first [47] and thus still contribute to filling up the LLC slice's request queue creating delays [76]. Additionally, the sender's requests (miss flow 1: core $\rightarrow$ slice, request) still contend with the receiver's core $\rightarrow$ slice request traffic when  $R_c$ ,  $R_s$ ,  $S_c$  and  $S_s$  meet the previous conditions for request ring contention.

10. Load requests that cannot be satisfied by the LLC	)		
still travel through their target LLC slice.			

Second, Intel notes that in the event of a cache miss, the LLC slice forwards the request to the system agent (SA) over the same request ring (same request ring *lane* in our terminology) from which the request arrived [76]. That is, LLC miss transactions include a second request flow from  $S_s$  to the SA (miss flow 2: slice  $\rightarrow$  SA, request). Our data supports the existence of this flow. We observe contention when the receiver's loads travel from right to left ( $R_c > R_s$ ),  $S_s > R_c$ , and the sender and the receiver share the respective lane ( $R_s$  is in the same cluster as  $S_s$ ). For example, when  $R_c = 5$ ,  $R_s = 2$ 

<sup>&</sup>lt;sup>6</sup>This arbitration policy has been previously described also in [11,27,42].

 $(R_s \in B)$  and  $S_s = 6$  ( $S_s \in B$ ) the sender's requests from  $S_s$  to the SA contend with the receiver's requests from  $R_c$  to  $R_s$ . One subtle implication of this fact is that the SA behaves differently than the other ring agent types (slices and cores) in that it can receive request traffic on either lane of the request ring. We find that  $S_s$  simply forwards the request (as new traffic) to the SA on the same lane on which it received it from  $S_c$ , subject to the usual arbitration rules.

We make two additional observations: i) The amount of contention caused by the slice $\rightarrow$ SA flow is smaller than the one caused by the core $\rightarrow$ slice flow. We do not have a hypothesis for why this is the case. ii) In the special case  $S_s = R_c$  ( $S_s = 5$  in our example) there is slightly less contention than in the cases where  $S_s > R_c$ . This may be because, when asked to inject new traffic by both its core and its slice, the ring stop adopts a round-robin policy rather than prioritizing either party. Intel uses such a protocol in a recent patent [75].

11. In case of a miss, an LLC slice forwards the request (as new traffic) to the system agent on the same lane in which it arrived. When both a slice and its home core are trying to inject request traffic into the same lane, their ring stop adopts a fair, round-robin arbitration policy.

To our knowledge, no complete information has been disclosed on the subsequent steps of an LLC miss transaction. We report here our informed hypothesis. In addition to forwarding the request to the SA, slice  $S_s$  also responds to the requesting core  $S_c$  with a response packet through the acknowledge ring (miss flow 3: slice $\rightarrow$ core, acknowledge). After receiving the request from  $S_s$ , the SA retrieves the data and sends it to the requesting core  $S_c$  preceded by a GO message (miss flow 4: SA $\rightarrow$ core, data and acknowledge). The transaction completes when  $S_c$  receives the requested data.

To maintain inclusivity, the SA also sends a separate copy of the data to  $S_s$  through the data ring (miss flow 5: SA $\rightarrow$ slice, data). We summarize the five flows discussed in this part in Figure 4.



this Figure 4: Flows of an LLC miss.

The existence of miss flow 4 (SA $\rightarrow$ core, data/acknowledge) is supported by the presence of contention when the receiver's loads travel from right to left ( $R_c > R_s$ ), with  $S_c > R_s$ , and share the respective data/acknowledge ring lanes with the sender. For example, there is contention when  $R_c = 7$  ( $R_c \in A$ ),  $R_s = 2$ ,  $S_c = 3$  ( $S_c \in A$ ) and  $S_s = 4$ . Recall from Figure 1 that the SA sits on the leftmost ring stop, which implies that traffic injected by the SA always has priority over the receiver's traffic injected by  $R_s$ . To corroborate our hypothesis that the SA serves data/acknowledge traffic directly to  $S_c$  (and not through  $S_s$ ), we time the load latency of a single LLC miss of the sender with varying  $S_c$  and fixed  $S_s = 7$ . If our hypothesis held, we would expect a constant latency, because regardless of  $S_c$  the transaction would need to travel from  $S_c$  to ring stop 7, from ring stop 7 to the SA, and from the SA to  $S_c$ , which is the same distance regardless of  $S_c$ ; otherwise we would expect to see a decreasing latency as  $S_c$  increases. We measure a fixed latency (248 ± 3 cycles), confirming our hypothesis.

12. The system agent supplies data and global observation messages directly to the core that issued the load.

The existence of miss flow 3 (slice $\rightarrow$ core, acknowledge) is supported by the presence of contention in the cases where we previously observed data/acknowledge ring contention with a sender that hits in the LLC. For example, we observe contention when  $R_c = 2$  ( $R_c \in B$ ),  $R_s = 6$ ,  $S_c = 5$  ( $S_c \in B$ ) and  $S_s = 7$ . However, when the sender misses in the LLC, no data traffic is sent by  $S_s$  to  $S_c$  (since we saw that data is served to the core directly by the SA). The contention we observe must then be due to  $S_s$  injecting traffic into the acknowledge ring. Indeed, the amount of contention caused by this acknowledge-only flow is both smaller than the one caused by data/acknowledge flows and equivalent to the one caused by the core-slice request flow, suggesting that, similarly to the request flow, miss flow 3 may occupy a single slot on its ring. An Intel patent suggests that miss flow 3 may consist of an "LLCMiss" message transmitted by  $S_s$  to  $S_c$  when the request misses in the LLC [97]. The only remaining question (which we currently cannot answer) is when miss flow 3 occurs: when the miss is detected or when the data is refilled-but both options would cause the same contention.

13. In the event of a miss, the LLC slice that misses still sends a response packet through the acknowledge ring back to the requesting core.

Finally, the existence of miss flow 5 (SA $\rightarrow$ slice, data) is supported by the presence of contention when the receiver's loads travel from right to left ( $R_c > R_s$ ), with  $S_s > R_s$ , and share the respective lane with the sender. However, we find a subtle difference in the contention rules of the SA-slice traffic. Unlike the SA-core case, where receiver and sender contend due to traffic of the same type (data and acknowledge) being destined to agents of the same type (cores), we now have receiver's and sender's flows of the same type (data) destined to agents of different types (cores and slices, respectively). In the former case, we saw that the receiver flow and the sender flow share the lane if their destination ring agents are in the same cluster. In the latter case (which occurs only in this scenario), we observe that the two flows share the lane if their destination ring agents are in different clusters. This suggests that, as we summarize in Table 1, the lanes used to communicate to different clusters may be flipped depending on the destination agent type. We make two additional observations about miss flow 5. First, we believe that the SA-slice

Table 1: Mapping to the ring lane used to send traffic to different agents over any of the four rings.

Destination Ring Agent Type		g Agent Cluster $B = \{1, 2, 5, 6\}$
Core	Lane 1	Lane 2
LLC Slice	Lane 2	Lane 1

traffic only includes data and no acknowledge traffic because the amount of contention that it causes is slightly smaller than the one caused by the SA→core traffic. Second, we find that the SA→slice traffic occurs separately from the SA→core traffic. For example, the contention we observe when  $R_c = 5$ ( $R_c \in B$ ),  $R_s = 2$ ,  $S_c = 4$ ,  $S_s = 3$  ( $S_s \in A$ ) could not occur if the data from the SA had to stop by  $S_c$  first. Also, when the sender contends both on the SA→slice and SA→core traffic the contention is larger than the individual contentions, which further supports the independence of the two flows.

14. In the event of a miss, the system agent supplies a separate copy of the data to the missing LLC slice, in order to maintain inclusivity. The ring lane used to send data traffic to an LLC slice of one cluster is the same used to send data traffic to a core of the opposite cluster.

To sum up, when the sender misses in the LLC, new ring contention cases occur compared to Equation 1 due to the extra flows required to handle an LLC miss transaction. Formally, contention happens iff:

$$\begin{aligned} (S_s = R_s) \lor \\ (R_c < R_s) \land \left\{ (S_c < R_c) \land (S_s > R_c) \land \\ \left[ (S_s \in A) \land (R_s \in A) \lor (S_s \in B) \land (R_s \in B) \right] \lor \\ (S_s > R_s) \land (S_c < R_s) \land \\ \left[ (S_c \in A) \land (R_c \in A) \lor (S_c \in B) \land (R_c \in B) \right] \right\} \lor \\ (R_c > R_s) \land \left\{ (S_c > R_c) \land (S_s < R_c) \land \\ \left[ (S_s \in A) \land (R_s \in A) \lor (S_s \in B) \land (R_s \in B) \right] \lor \\ (S_s \ge R_c) \land \left[ (S_s \in A) \land (R_s \in A) \lor (S_s \in B) \land (R_s \in B) \right] \lor \\ (S_c > R_s) \land \left[ (S_c \in A) \land (R_c \in A) \lor (S_c \in B) \land (R_c \in B) \right] \lor \\ (S_c > R_s) \land \left[ (S_c \in A) \land (R_c \in A) \lor (S_c \in B) \land (R_c \in B) \right] \lor \\ (S_s > R_s) \land \left[ (S_s \in A) \land (R_c \in B) \lor (S_s \in B) \land (R_c \in A) \right] \right\} \end{aligned}$$

Additional Considerations We now provide additional observations on our results. First, the amount of contention is not proportional to length of the overlapping segment between the sender and the receiver. This is because, as we saw, contention depends on the presence of full "boxcars" passing by the receiver's ring stops when they are trying to inject new traffic, and not on how far away the destination of these boxcars is.

Second, the amount of contention grows when multiple senders contend with the receiver's traffic simultaneously. This is because multiple senders fill up more slots on the ring, further delaying the receiver's ring stops from injecting their traffic. For example, when  $R_c = 5$  and  $R_s = 0$ , running one sender with  $S_c = 7$  and  $S_s = 4$  and one with  $S_c = 6$  and  $S_s = 3$  creates more contention than running either sender alone.

Third, enabling the hardware prefetchers both amplifies contention in some cases, and causes contention in some new cases (with senders that would not contend with the receiver if the prefetchers were off). This is because prefetchers cause the LLC or the SA to transfer additional cache lines to the core (possibly mapped to other LLC slices than the one of the requested line), thus filling up more ring slots potentially on multiple lanes. Intel itself notes that prefetchers can interfere with normal loads and increase load latency [45]. We leave formally modeling the additional contention patterns caused by the prefetchers for future work.

Finally, we stress that the contention model we constructed is purely based on our observations and hypotheses from the data we collected on our CPUs. It is possible that some of the explanations we provided are incorrect. However, our primary goal is for our model to be useful, and in the next few sections we will demonstrate that it is useful enough to build attacks.

**Security Implications** The results we present bring with them some important takeaways. First, they suggest an affirmative answer to our question on whether the ring interconnect is susceptible to contention. Second, they teach us what type of information a receiver process monitoring contention on the ring interconnect can learn about a separate sender process running on the same host. By pinning itself to different cores and loading from different slices, a receiver may distinguish between the cases when the sender is idle and when it is executing loads that miss in its private caches and are served by a particular LLC slice. Learning what LLC slice another process is loading from may also reveal some information about the physical address of a load, since the LLC slice an address maps to is a function of its physical address [57,65,104]. Further, although we only considered these scenarios, ring contention may be used to distinguish other types on sender behavior, such as communication between the cores and other CPU components (e.g., the graphics unit and the peripherals). Importantly, however, for any of these tasks the receiver would need to set itself up so that contention with the sender is expected to occur. Equations 1 and 2 make this possible by revealing the necessary and sufficient conditions under which traffic can contend on the ring interconnect.

## 4 Cross-core Covert Channel

We use the findings of Section 3 to build the first cross-core covert channel to exploit contention on the ring interconnect. Our covert channel protocol resembles conventional cachebased covert channels (e.g., [62, 106]), but in our case the sender and the receiver do not need to share the cache. The basic idea of the sender is to transmit a bit "1" by creating contention on the ring interconnect and a bit "0" by idling, thus creating no ring contention. Simultaneously, the receiver



Figure 5: Load latency measured by our covert channel receiver when the sender continuously transmits a sequence of zeros (no contention) and ones (contention) on our Coffee Lake machine, with  $R_c = 3$ ,  $R_s = 2$ ,  $S_c = 4$ ,  $S_s = 1$  and a transmission interval of 3,000 cycles.

times loads (using the code of Listing 1) that travel through a segment of the ring interconnect susceptible to contention due to the sender's loads (this step requires using our results from Section 3). Therefore, when the sender is sending a "1", the receiver experiences delays in its load latency. To distinguish a "0" from a "1" the receiver can then simply use the mean load latency: smaller load latencies are assigned to a "0", and larger load latencies are assigned to a "1". To synchronize sender and receiver we use the shared timestamp counter, but our channel could also be extended to use other techniques that do not rely on a common clock (e.g., [43, 67, 79, 105]).

To make the covert channel fast, we leverage insights from Section 3. First, we configure the receiver to use a short segment of the ring interconnect. This allows the receiver to issue more loads per unit time due to the smaller load latency, without affecting the sender's ability to create contention. Second, we set up the sender to hit in the LLC and use a configuration of  $S_c$  and  $S_s$  where, based on Equation 1, it is guaranteed to contend with the receiver both on its core—slice traffic and on its slice—core one. Contending on both flows allows the sender to amplify the difference between a 0 (no contention) and a 1 (contention). Third, we leave the prefetchers on, as we saw that they enable the sender to create more contention.

We create a proof-of-concept implementation of our covert channel, where the sender and the receiver are single-threaded and agree on a fixed bit transmission interval. Figure 5 shows the load latency measured by the receiver on our Coffee Lake 3.00 GHz CPU, given receiver and sender configurations  $R_c = 3$ ,  $R_s = 2$  and  $S_c = 4$ ,  $S_s = 1$ , respectively. For this experiment, the sender transmits a sequence of alternating ones and zeros with a transmission interval of 3,000 cycles (equivalent to a raw bandwidth of 1 Mbps). The results show that ones (hills) and zeros (valleys) are clearly distinguishable. To evaluate the performance and robustness of our implementation with varying transmission intervals, we use the channel capacity metric (as in [72, 79]). This metric is computed by multiplying the raw bandwidth with 1 - H(e), where e is the probability of a bit error and H is the binary entropy function. Figure 6 shows the results on our Coffee Lake CPU, with a channel capacity that peaks at 3.35 Mbps (418 KBps) given a transmission interval of 750 cycles (equivalent to a raw band-



Figure 6: Performance of our covert channel implementation on Coffee Lake, reported using raw bandwidth (bits transmitted per second), error probability (percentage of bits received wrong), and channel capacity, which takes into account both bandwidth and error probability to evaluate performance under the binary symmetric channel model (as in, e.g., [72, 79]).

width of 4 Mbps). To our knowledge, this is the largest covert channel capacity of all existing cross-core covert channels that do not rely on shared memory to date (e.g., [79, 105]). We achieve an even higher capacity of 4.14 Mbps (518 KBps) on our Skylake 4.00 GHz CPU by using a transmission interval of 727 cycles, and show the results in Appendix A.2.

Finally, we remark that while our numbers represent a real, reproducible end-to-end capacity, they were collected in the absence of background noise. Noisy environments may reduce the covert channel performance and require including in the transmission additional error correction codes (as in, e.g., [23, 38, 67]), that we do not take into account.

### 5 Cross-core Side Channels

In this section, we present two examples of side channel attacks that exploit contention on the ring interconnect.

**Basic Idea** In both our attacks, we implement the attacker using the technique described in Section 3 (cf. Listing 1). The attacker (receiver) issues loads that travel over a fixed segment of the ring interconnect and measures their latency. We will refer to each measured load latency as a *sample*, and to a collection of many samples (i.e., one run of the attacker/receiver) as a *trace*. If during an attack the victim (sender) performs memory accesses that satisfy the conditions of Equations 1 and 2 to contend with the attacker's loads, the attacker will measure longer load latencies. Generally, the slices accessed by an unwitting victim will be uniformly distributed across the LLC [47]. Therefore, it is likely that some of the victim's accesses will contend with the attacker's loads. If the delays measured by the attacker can be attributed to a victim's secret, the attacker can use them as a side channel.

**Threat Model and Assumptions** We assume that SMT is off [9, 18, 64] and that multicore cache-based attacks are not possible (e.g., due to partitioning the LLC [61, 71, 89] and disabling shared memory across security domains [99, 115]). For our attack on cryptographic code, we also assume that i) the administrator has configured the system to cleanse the

victim's cache footprint on context switches (to block cachebased preemptive scheduling attacks [16, 30–32, 34, 40, 41, 74, 77, 89, 96, 114]) and ii) the attacker can observe multiple runs of the victim. We assume an attacker who has knowledge of the contention model (Section 3) for the victim's machine and can run unprivileged code on the victim's machine itself.

#### 5.1 Side Channel Attack On Cryptographic Code

Our first attack targets a victim that follows the pseudocode of Algorithm 1, where *E1* and *E2* are separate functions executing different operations on some user input (e.g., a ciphertext). This is a common pattern in efficient implementations of

foreach bit b in key k do				
EI();				
if $b == 1$ then				
E2();				

Algorithm 1: Keydependent control flow.

cryptographic primitives that is exploited in many existing side channel attacks against, e.g., RSA [35, 77, 106, 108], El-Gamal [62, 112], DSA [78], ECDSA [14] and EdDSA [35, 36].

Let us consider the first iteration of the victim's loop, and, for now, assume that the victim starts from a cold cache, meaning that its code and data are uncached (no prior executions). When the victim executes E1 for the first time, it has to load code and data words used by E1 into its private caches, through the ring interconnect. Then, there are 2 cases: when the first key bit is 0 and when it is 1. When the first bit is 0, the victim's code skips the call to E2 after E1 and jumps to the next loop iteration by calling El again. At this second El call, the words of E1 are already in the private caches of the victim, since they were just accessed. Therefore, the victim does not send traffic onto the ring interconnect during the second call to E1. In contrast, when the first bit is 1, the victim's code calls E2 immediately after the first E1. When E2 is called for the first time, its code and data words miss in the cache and loading them needs to use the ring interconnect. The attacker can then infer whether the first bit was 0 or 1 by detecting whether E2 executed after E1. Contention peaks following E1's execution imply that E2 executed and that the first secret bit was 1, while no contention peaks following E1's execution imply that the call to E1 was followed by another call to E1 and that the first secret bit was 0.

We can generalize this approach to leaking multiple key bits by having the attacker interrupt/resume the victim using preemptive scheduling techniques [2, 10, 17, 25, 26, 40, 41, 70, 74, 83, 100, 112]. Let  $T_{EI}$  be the median time that the victim takes to execute E1 starting from a cold cache and  $T_{E1+E2}$  be the median time that the victim takes to execute E1 followed by E2 starting from a cold cache. The complete attack works as follows: the attacker starts the victim and lets it run for  $T_{E1+E2}$  cycles while concurrently monitoring the ring interconnect. After  $T_{E1+E2}$  cycles, the attacker interrupts the victim and analyzes the collected trace to infer the first secret bit with the technique described above. Interrupting

the victim causes a context switch during which the victim's cache is cleansed before yielding control to the attacker (cf. Threat Model). As a side effect, this brings the victim back to a cold cache state. If the trace reveals that the first secret bit was 1, the attacker resumes the victim (that is now at the beginning of the second iteration) and lets it run for  $T_{E1+E2}$ more cycles, repeating the above procedure to leak the second bit. If the trace reveals that the first secret bit was 0, the attacker stops the victim (or it lets it finish the current run), starts it again from the beginning, lets it run for  $T_{E1}$  cycles, and then interrupts it. The victim will now be at the beginning of the second iteration, and the attacker can repeat the above procedure to leak the second bit. The attacker repeats this operation until all the key bits are leaked. In the worst case, if all the key bits are zeros, our attack requires as many runs of the victim as the number of bits of the key. In the best case, if all the key bits are ones, it requires only one run of the victim.

**Implementation** We implement a proof-of-concept (POC) of our attack against RSA and EdDSA. Like prior work [2,5, 17,25,26,40,100], our POC simulates the preemptive scheduling attack by allowing the attacker to be synchronized with the target iteration of the victim's loop.<sup>7</sup> Further, our POC simulates cache cleansing by flushing the victim's memory before executing the target iteration. It does this by calling clflush on each cache line making up the victim's mapped pages (available in /proc/[pid]/maps).8 Our POC considers the worst-case scenario described above and leaks one key bit per run of the victim. To simplify the process of inferring a key bit from each resulting trace, our POC uses a Support Vector Machine classifier (SVC). Note that while the RSA and EdDSA implementations we consider are already known to be vulnerable to side channels, we are the first to show that they leak over the ring interconnect channel specifically.

**Results for RSA** We target the RSA decryption code of libgcrypt 1.5.2 which uses the secret-dependent squareand-multiply method in its modular exponentiation function \_gcry\_mpi\_powm. This pattern matches the one of Algorithm 1, with *E1* representing the squaring phase, executed unconditionally, and *E2* representing the multiplication phase, executed conditionally only on 1-valued bits of the key.

We configure the attacker (receiver) on core  $R_c = 2$ , timing loads from  $R_s = 1$ , and experiment with different victim (sender) cores  $S_c$ . Figure 7a shows traces collected by the attacker to leak one key bit of the victim, when  $S_c = 5$ . To better visualize the difference between a 0 bit and a 1 bit, the traces are averaged over 100 runs of the victim.<sup>11</sup> As expected, we observe that both traces start with peaks, corresponding to the first call to *E1* loading its code and data words from the

<sup>&</sup>lt;sup>7</sup>Practical implementations of preemptive scheduling techniques (e.g., [10, 41, 70, 83]) are orthogonal to this paper and discussed in Section 6.

<sup>&</sup>lt;sup>8</sup>We consider other cache cleansing approaches in the extended version [81], and discuss the implications of this requirement in Section 6.

<sup>&</sup>lt;sup>11</sup>Note that, however, our classifier uses a single raw trace as input.



(a) Results for the RSA victim. When bit = 1, the attacker sees an additional contention peak between samples 20 and 40.<sup>9</sup>



(b) Results for the EdDSA victim. When bit = 1, the attacker sees an additional peak after the 100-th sample.<sup>10</sup>

Figure 7: Latencies measured by the attacker during a victim's iteration, with  $R_c = 2$ ,  $R_s = 1$ , and  $S_c = 5$  (on Coffee Lake).

memory controller through the ring interconnect. However, only when the secret bit is 1 do we observe an additional peak on the right-hand side of the plot. This additional peak corresponds to the call to E2. We get equally distinguishable patterns when we run the victim on other cores, as well as on our Skylake machine (see the extended version [81]).

To train our classifier, we collect a set of 5000 traces, half of which with the victim operating on a 0 bit and the other half with it operating on a 1 bit. We use the first 43 samples from each trace as input vectors, and the respective 0 or 1 bits as labels. We then randomly split the set of vectors into 75% training set and 25% testing set, and train our classifier to distinguish between the two classes. Our classifier achieves an accuracy of 90% with prefetchers on and 86% with prefetchers off, demonstrating that a single trace of load latencies measured by the attacker during a victim's iteration can leak that iteration's secret key bit with high accuracy.

**Results for EdDSA** We target the EdDSA Curve25519 signing code of libgcrypt 1.6.3, which includes a secret-dependent code path in its elliptic curve point-scalar multiplication function \_gcry\_mpi\_ec\_mul\_point. In this function, the doubling phase represents E1, executed unconditionally, and the addition phase represents E2, executed conditionally only on 1-valued bits of the key (i.e., the scalar).

We report in Figure 7b the results of leaking a bit using the same setup as in the RSA attack. Both traces start with peaks



Figure 8: Load latency measured by the attacker when a user types password123 on the terminal, with  $R_c = 3$  and  $R_s = 2$  (on Coffee Lake). Latency spikes occur reliably upon keystroke processing (yellow bars) and can be used to extract inter-keystroke timings. See Figure 10a for a zoomed-in plot.

corresponding to the first call to E1. However, only when the secret bit is 1 do we observe an additional peak on the righthand side of the plot. This additional peak corresponds to the call to E2. We get similar patterns with the victim on other cores, as well as on Skylake (see the extended version [81]). We train our classifier like we did for the RSA attack, except that the individual vectors now contain 140 samples. Our classifier achieves an accuracy of 94% with prefetchers on and 90% with prefetchers off.

#### 5.2 Keystroke Timing Attacks

Our second side channel attack leaks the timing of keystrokes typed by a user. That is, like prior work [38, 49, 56, 58, 79, 82, 98, 111], the goal of the attacker is to detect *when* keystrokes occur and extract precise inter-keystroke timings. This information is sensitive because it can be used to reconstruct typed words (e.g., passwords) [56, 88, 111]. To our knowledge, this is the first time a contention-based microarchitectural channel (cf. Section 2.1) has been used for keystroke timing attacks.

Our attack builds on the observation that handling a keystroke is an involved process that requires interaction of multiple layers of the hardware and software stack, including the southbridge, various CPU components, kernel drivers, character devices, shared libraries, and user space processes [8,29,52,68,80,85]. Prior work has shown that terminal emulators alone incur keystroke processing latencies that are in the order of milliseconds [13,63] (i.e., millions of cycles). Moreover, handling even a single keystroke involves executing and accessing large amounts of code and data [85]. Thus, we hypothesize that, on an otherwise idle server, keystroke processing may cause detectable peaks in ring contention.

**Implementation** To validate our hypothesis, we develop a simple console application that calls getchar() in a loop and records the time when each key press occurs, to serve as the ground truth (as in [111]). We consider two scenarios: i) typing on a local terminal (with physical keyboard input [29, 80]), and ii) typing over an interactive SSH session (with remote input [12, 52]).

**Results** Figure 8 shows a trace collected by the attacker on our Coffee Lake machine in the SSH typing scenario,

<sup>&</sup>lt;sup>10</sup>When *bit* = 1 an RSA victim's iteration lasts  $T_{EI+E2} = 11,230$  cycles, that allow the attacker to collect ~51 samples. When *bit* = 0, it lasts  $T_{EI} = 5,690$  cycles and is followed by an interval of no contention (second call to E1); the sum of these intervals allows the attacker to collect ~43 samples. To better compare the two traces, we cut both of them at 43 samples.

<sup>&</sup>lt;sup>11</sup>Iterations of the EdDSA victim ( $T_{EI+E2} = 35,120$  cycles and  $T_{EI} = 18,260$  cycles) take longer than the ones of the RSA victim. Hence, the attacker is able to collect a larger number of samples.

after applying a moving average with a window of 3000 samples. We report a zoomed-in version of the trace for a single keystroke in Figure 10a. Our first observation is that when a keystroke occurs, we observe a very distinguishable pattern of ring contention. Running our attack while typing the first 100 characters of the "To be, or not to be" soliloguy, we observed this pattern upon all keystroke events with zero false negatives and zero false positives. Further, ring contention peaks were always observed well within 1 ms  $(3 \times 10^6 \text{ cy})$ cles) of recording a keystroke, which is the precision required by the inference algorithms used by prior work to differentiate the keys pressed. We got similar results when we typed keystrokes on a local terminal as well as on Skylake (see the extended version [81]). Moreover, we tested our attack while running stress -m N in the background, which spawns N threads generating synthetic memory load on the system. The results, reported in Appendix A.3, show that the temporal patterns of ring contention on keystrokes were still easily distinguishable from background noise when  $N \leq 2$ . However, as the load increased (with N > 2), keystrokes started to become harder to identify by simply using the moving average of Figure 8, and with N > 4, they started to become almost entirely indistinguishable from background noise.

We believe that the latency peaks we observe on keystrokes are caused by ring contention (and not, e.g., cache evictions or interrupts) for several reasons. First, the latency differences caused by contention on keystrokes are in the same range of the ones we measured in Section 3. Second, we observed that, although keystroke processing creates contention on all slices, latency peaks are more pronounced when the attacker monitors ring segments that incur more contention (i.e., the tables with the most gray cells in Figures 3 and 11). For example, when  $R_c = 0$  and  $R_s = 7$  the peaks upon keystrokes are smaller than in most other configurations. This is because in this configuration the attacker always has priority on both the request ring (there is no core upstream of  $R_c$  whose request traffic can delay  $R_c$ 's one) and the data/acknowledge rings (there is no slice/SA upstream of  $R_s$  whose data/acknowledge traffic can delay  $R_s$ 's one). Hence, we believe the only contention that occurs in this case is slice contention. Third, when we tried to repeat our experiments with the attacker timing L1 hits instead of LLC hits, we did not see latency peaks upon keystrokes.

### 6 Discussion and Future Work

Attack Requirements Our attack on cryptographic code (cf. Section 5.1) requires the victim's cache to be cleansed on context switches. On the one hand, this requirement limits the applicability of the attack, considering that cache cleansing is not currently done by major OSs. On the other hand, however, cache cleansing is often recommended [16, 30–32, 34, 40, 41, 74, 77, 89, 96, 114] as a defense against cache-based preemptive scheduling attacks, and may be deployed in the future if temporal isolation starts getting added to OSs. If so, defenders

would be in a lose-lose situation: either they i) do not cleanse and get attacked through preemptive scheduling attacks or ii) cleanse and get attacked through our attack. These results highlight that side channel mitigations still need more study.

Moreover, our attack POC assumes (like prior work [2, 5, 17, 25, 26, 40, 74, 100]) the availability of preemptive scheduling techniques. A real attack, however, would include an implementation of such techniques. High-precision variants of these have been demonstrated for non-virtualized settings in [10,41,70,83], and shown to be practical in virtualized settings in [112].<sup>12</sup> Preemptive scheduling is also practical against trusted execution environments such as Intel SGX [95]. Yet, future work is needed to assess the practicality of preemptive scheduling in more restricted environments such as browsers.

**Mitigations** Intel classifies our attack as a "traditional side channel" because it takes advantage of architecturally committed operations [44]. The recommended line of defense against this class of attacks is to rely on software mitigations, and particularly on following constant-time programming principles. The attacks we demonstrate on RSA and EdDSA rely on code that is not constant time; in principle, this mitigation should be effective in blocking them. However, a more comprehensive understanding of hardware optimizations is needed before we can have truly constant-time code. For example, it was recently reported that Intel CPUs perform hardware store elimination between the private caches and ring interconnect [22]. This optimization may break constant-time programming by making ring contention a function of cache line *contents*.

Further, additional mitigations are needed to block our covert channel and our keystroke timing attack. Among hardware-only mitigations, designs based on spatial partitioning and statically-scheduled arbitration policies (e.g., [103]) could ensure that no ring contention can occur between processes from different security domains. However, they would need additional mechanisms to mitigate slice contention. Alternatively, less invasive hardware-software co-designs could be studied that allow "trusted" and "untrusted" code to only run on cores of different clusters (cf. Table 1), and only access slices of different clusters. However, such approaches would require careful consideration to account for LLC misses, which may create traffic that crosses clusters.

Finally, since our attacks rely on a receiver constantly missing in its private caches and performing loads from a target LLC slice, it may be possible to develop software-only anomaly detection techniques that use hardware performance counters to monitor bursts of load requests traveling to a single LLC slice. However, these techniques would only be useful if they had small false positive rates.

<sup>&</sup>lt;sup>12</sup>These techniques exploit the designs of the Linux/Xen CPU schedulers. The attacker spawns multiple threads, some of which run on the same CPU as the victim. The threads running on the victim's CPU sleep most of the time. However, at carefully chosen times the attacker wakes them up, causing the scheduler to interrupt the victim to run the attacker.

Applicability to Other CPUs It should be possible to port our attacks on other CPUs using a ring interconnect. For example, we were able to replicate our methodology on a server-class Xeon Broadwell CPU, finding that the distributed ("boxcar"-based) arbitration policy is the same that we observed on our client-class CPUs (more details in the extended version [81]). An open question is whether our attacks can be generalized to CPUs that do not use a ring interconnect. For example, recent server-class Intel CPUs utilize mesh interconnects [55], which consist of a 2-dimensional array of half rings. Traffic on this grid-like structure is always routed vertically first and then horizontally. More wires may make it harder for an attacker to contend with a victim. At the same time, however, they may provide the attacker with more fine-grained visibility onto what segments a victim is using, but this topic merits further investigation. Finally, AMD CPUs utilize other proprietary technologies known as Infinity Fabric/Architecture for their on-chip interconnect [19,93]. Investigating the feasibility of our attack on these platforms requires future work. However, the techniques we use to build our contention model can be applied on these platforms too.

# 7 Conclusion

In this paper, we introduced side channel attacks on the ring interconnect. We reverse engineered the ring interconnect's protocols to reveal the conditions for two processes to incur ring contention. We used these findings to build a covert channel with a capacity of over 4 Mbps, the largest to date for cross-core channels not relying on shared memory. We also showed that the temporal trends of ring contention can be used to leak key bits from vulnerable EdDSA/RSA implementations as well as the timing of keystrokes typed by a user. We have disclosed our results to Intel.

# Acknowledgments

This work was partially supported by NSF grants 1954521 and 1942888 as well as by an Intel ISRA center. We thank our shepherd Yossi Oren and the anonymous reviewers for their valuable feedback. We also thank Gang Wang for his valuable suggestions on early drafts of this paper, and Ben Gras for the helpful discussions on the first side channel POC.

# Availability

We have open sourced the code of all the experiments of this paper at https://github.com/FPSG-UIUC/lotr.

### References

[1] DoD 5200.28-STD. Department of Defense Trusted Computer System Evaluation Criteria, 1985.

- [2] Onur Aciiçmez. Yet another microarchitectural attack: Exploiting i-cache. In CSAW, 2007.
- [3] Onur Aciiçmez, Çetin Kaya Koç, and Jean-Pierre Seifert. On the power of simple branch prediction analysis. In CCS, 2007.
- [4] Onur Acuiçmez, Çetin Kaya Koç, and Jean-Pierre Seifert. Predicting secret keys via branch prediction. In CT-RSA, 2007.
- [5] Onur Actiçmez and Werner Schindler. A vulnerability in RSA implementations due to instruction cache analysis and its demonstration on OpenSSL. In CT-RSA, 2008.
- [6] Onur Actiçmez and Jean-Pierre Seifert. Cheap hardware parallelism implies cheap security. In *FDTC*, 2007.
- [7] Alejandro Cabrera Aldaya, Billy Bob Brumley, Sohaib ul Hassan, Cesar Pereida García, and Nicola Tuveri. Port contention for fun and profit. In S&P, 2019.
- [8] Nicola Apicella. Linux terminals, tty, pty and shell. https://dev. to/napicella/linux-terminals-tty-pty-and-shell-192e. Accessed on 17.06.2020.
- [9] Lucian Armasu. OpenBSD will disable Intel Hyper-Threading to avoid spectre-like exploits (updated). https://www.tomshardware .com/news/openbsd-disables-intel-hyper-threading-spe ctre,37332.html. Accessed on 17.06.2020.
- [10] C Ashokkumar, Ravi Prakash Giri, and Bernard Menezes. Highly efficient algorithms for AES key retrieval in cache access attacks. In *EuroS&P*, 2016.
- [11] Rachata Ausavarungnirun, Chris Fallin, Xiangyao Yu, Kevin Chang, Greg Nazario, Reetuparna Das, Gabriel Loh, and Onur Mutlu. Design and evaluation of hierarchical rings with deflection routing. In SBAC-PAD, 2014.
- [12] Daniel J Barrett, Richard E Silverman, and Robert G Byrnes. SSH, The Secure Shell: The Definitive Guide. O'Reilly Media, Inc, 2005.
- [13] Antoine Beauprè. A look at terminal emulators, part 2. https: //lwn.net/Articles/751763/. Accessed on 17.06.2020.
- [14] Naomi Benger, Joop Van de Pol, Nigel P Smart, and Yuval Yarom. "Ooh aah... just a little bit": A small amount of side channel can go a long way. In *CHES*, 2014.
- [15] Atri Bhattacharyya, Alexandra Sandulescu, Matthias Neugschwandtner, Alessandro Sorniotti, Babak Falsafi, Mathias Payer, and Anil Kurmus. SMoTherSpectre: Exploiting speculative execution through port contention. In CCS, 2019.
- [16] Benjamin A Braun, Suman Jana, and Dan Boneh. Robust and efficient elimination of cache and timing side channels. Preprint, arXiv:1506.00189 [cs.CR], 2015.
- [17] Leon Groot Bruinderink, Andreas Hülsing, Tanja Lange, and Yuval Yarom. Flush, gauss, and reload – a cache attack on the BLISS latticebased signature scheme. In CHES, 2016.
- [18] Thomas Claburn. RIP Hyper-Threading? ChromeOS axes key Intel CPU feature over data-leak flaws – Microsoft, Apple suggest snub. https://www.theregister.co.uk/2019/05/14/intel\_hyper \_threading\_mitigations/. Accessed on 17.06.2020.
- [19] Ian Cutress. AMD moves from infinity fabric to infinity architecture: Connecting everything to everything. https://www.anandtech.co m/show/15596/amd-moves-from-infinity-fabric-to-infin ity-architecture-connecting-everything-to-everything. Accessed on 17.06.2020.
- [20] Craig Disselkoen, David Kohlbrenner, Leo Porter, and Dean Tullsen. Prime+abort: A timer-free high-precision L3 cache attack using intel TSX. In USENIX Security, 2017.
- [21] Jack Doweck, Wen-Fu Kao, Allen Kuan yu Lu, Julius Mandelblat, Anirudha Rahatekar, Lihu Rappoport, Efraim Rotem, Ahmad Yasin, and Adi Yoaz. Inside 6th-generation Intel Core: New microarchitecture code-named Skylake. *IEEE Micro*, 37(2), 2017.

- [22] Travis Downs. Hardware store elimination. https://travisdown s.github.io/blog/2020/05/13/intel-zero-opt.html, 2020. Accessed on 17.06.2020.
- [23] Dmitry Evtyushkin and Dmitry Ponomarev. Covert channels through random number generator: Mechanisms, capacity estimation and mitigations. In CCS, 2016.
- [24] Dmitry Evtyushkin, Dmitry Ponomarev, and Nael Abu-Ghazaleh. Jump over ASLR: Attacking branch predictors to bypass ASLR. In *MICRO*, 2016.
- [25] Dmitry Evtyushkin, Dmitry Ponomarev, and Nael Abu-Ghazaleh. Understanding and mitigating covert channels through branch predictors. *TACO*, 13(1), 2016.
- [26] Dmitry Evtyushkin, Ryan Riley, Nael Abu-Ghazaleh, and Dmitry Ponomarev. BranchScope: A new side-channel attack on directional branch predictor. In ASPLOS, 2018.
- [27] Chris Fallin, Xiangyao Yu, Gregory Nazario, and Onur Mutlu. A high-performance hierarchical ring on-chip interconnect with lowcost routers. Technical report, Carnegie Mellon University, 2011.
- [28] Alireza Farshin, Amir Roozbeh, Gerald Q. Maguire Jr., and Dejan Kostić. Make the most out of last level cache in Intel processors. In *EuroSys*, 2019.
- [29] Pavel Fatin. Typing with pleasure. https://pavelfatin.com/typ ing-with-pleasure/. Accessed on 17.06.2020.
- [30] Andrew Ferraiuolo, Mark Zhao, Andrew C Myers, and G Edward Suh. HyperFlow: A processor architecture for nonmalleable, timing-safe information flow security. In CCS, 2018.
- [31] Qian Ge, Yuval Yarom, David Cock, and Gernot Heiser. A survey of microarchitectural timing attacks and countermeasures on contemporary hardware. *JCEN*, 8(1), 2018.
- [32] Qian Ge, Yuval Yarom, and Gernot Heiser. No security without time protection: We need a new hardware-software contract. In *APSys*, 2018.
- [33] Daniel Genkin, Luke Valenta, and Yuval Yarom. May the fourth be with you: A microarchitectural side channel attack on several realworld applications of Curve25519. In CCS, 2017.
- [34] Michael Godfrey and Mohammad Zulkernine. A server-side solution to cache-based side-channel attacks in the cloud. In *CLOUD*, 2013.
- [35] Ben Gras, Cristiano Giuffrida, Michael Kurth, Herbert Bos, and Kaveh Razavi. ABSynthe: Automatic blackbox side-channel synthesis on commodity microarchitectures. In NDSS, 2020.
- [36] Ben Gras, Kaveh Razavi, Herbert Bos, and Cristiano Giuffrida. Translation leak-aside buffer: Defeating cache side-channel protections with TLB attacks. In USENIX Security, 2018.
- [37] Ben Gras, Kaveh Razavi, Erik Bosman, Herbert Bos, and Cristiano Giuffrida. ASLR on the line: Practical cache attacks on the MMU. In NDSS, 2017.
- [38] Daniel Gruss, Clémentine Maurice, Klaus Wagner, and Stefan Mangard. Flush+flush: A fast and stealthy cache attack. In *DIMVA*, 2016.
- [39] Daniel Gruss, Raphael Spreitzer, and Stefan Mangard. Cache template attacks: Automating attacks on inclusive last-level caches. In USENIX Security, 2015.
- [40] Roberto Guanciale, Hamed Nemati, Christoph Baumann, and Mads Dam. Cache storage channels: Alias-driven attacks and verified countermeasures. In S&P, 2016.
- [41] David Gullasch, Endre Bangerter, and Stephan Krenn. Cache games bringing access-based cache attacks on aes to practice. In S&P, 2011.
- [42] Daniel E Holcomb and Sanjit A Seshia. Compositional performance verification of network-on-chip designs. *IEEE TCAD*, 33(9), 2014.
- [43] Casen Hunger, Mikhail Kazdagli, Ankit Rawat, Alex Dimakis, Sriram Vishwanath, and Mohit Tiwari. Understanding contention-based channels and using them for defense. In *HPCA*, 2015.

- [44] Intel. Guidelines for mitigating timing side channels against cryptographic implementations. https://software.intel.com/secur ity-software-guidance/insights/guidelines-mitigating -timing-side-channels-against-cryptographic-implemen tations. Accessed on 17.06.2020.
- [45] Intel. Intel VTune profiler user guide-LLC hit. https://software .intel.com/content/www/us/en/develop/documentation/v tune-help/top/reference/cpu-metrics-reference/l3-bou nd/llc-hit.html. Accessed on 17.06.2020.
- [46] Intel. Intel Xeon processor E5 and E7 v4 families uncore performance monitoring, April 2016.
- [47] Intel. Intel 64 and IA-32 Architectures Optimization Reference Manual, September 2019.
- [48] Gorka Irazoqui, Thomas Eisenbarth, and Berk Sunar. S\$A: A shared cache attack that works across cores and defies VM sandboxing – and its application to AES. In S&P, 2015.
- [49] Suman Jana and Vitaly Shmatikov. Memento: Learning secrets from process footprints. In S&P, 2012.
- [50] David Kanter. Intel's Sandy Bridge microarchitecture. https://www. realworldtech.com/sandy-bridge/8/. Accessed on 17.06.2020.
- [51] Mehmet Kayaalp, Nael Abu-Ghazaleh, Dmitry Ponomarev, and Aamer Jaleel. A high-resolution side-channel attack on the last level cache. In DAC, 2016.
- [52] Michael Kerrisk. The Linux Programming Interface: A Linux and UNIX System Programming Handbook. No Starch Press, 2010.
- [53] Taesoo Kim, Marcus Peinado, and Gloria Mainar-Ruiz. StealthMem: System-level protection against cache-based side channel attacks in the cloud. In USENIX Security, 2012.
- [54] Sailesh Kottapalli and Jeff Baxter. Nahalem-EX CPU architecture. In HCS, 2009.
- [55] Akhilesh Kumar. New Intel mesh architecture: The "superhighway" of the data center. Technical report, Intel, 2017.
- [56] Michael Kurth, Ben Gras, Dennis Andriesse, Cristiano Giuffrida, Herbert Bos, and Kaveh Razavi. NetCAT: Practical cache attacks from the network. In S&P, 2020.
- [57] Oded Lempel. 2nd generation Intel Core processor family: Intel Core i7, i5 and i3. In HCS, 2011.
- [58] Moritz Lipp, Daniel Gruss, Michael Schwarz, David Bidner, Clémentine Maurice, and Stefan Mangard. Practical keystroke timing attacks in sandboxed JavaScript. In *ESORICS*, 2017.
- [59] Moritz Lipp, Daniel Gruss, Raphael Spreitzer, Clémentine Maurice, and Stefan Mangard. ARMageddon: Cache attacks on mobile devices. In USENIX Security, 2016.
- [60] Moritz Lipp, Vedad Hadžić, Michael Schwarz, Arthur Perais, Clémentine Maurice, and Daniel Gruss. Take a way: Exploring the security implications of AMD's cache way predictors. In ASIACCS, 2020.
- [61] Fangfei Liu, Qian Ge, Yuval Yarom, Frank Mckeen, Carlos Rozas, Gernot Heiser, and Ruby B Lee. CATalyst: Defeating last-level cache side channel attacks in cloud computing. In *HPCA*, 2016.
- [62] Fangfei Liu, Yuval Yarom, Qian Ge, Gernot Heiser, and Ruby B Lee. Last-level cache side-channel attacks are practical. In S&P, 2015.
- [63] Dan Luu. Terminal latency. https://danluu.com/term-latency/. Accessed on 17.06.2020.
- [64] Andrew Marshall, Michael Howard, Grant Bugher, and Brian Harden. Security Best Practices For Developing Windows Azure Applications. Microsoft, June 2010.
- [65] Clémentine Maurice, Nicolas Le Scouarnec, Christoph Neumann, Olivier Heen, and Aurélien Francillon. Reverse engineering Intel last-level cache complex addressing using performance counters. In *RAID*, 2015.

- [66] Clémentine Maurice, Christoph Neumann, Olivier Heen, and Aurélien Francillon. C5: Cross-cores cache covert channel. In *DIMVA*, 2015.
- [67] Clémentine Maurice, Manuel Weber, Michael Schwarz, Lukas Giner, Daniel Gruss, Carlo Alberto Boano, Stefan Mangard, and Kay Römer. Hello from the other side: SSH over robust cache covert channels in the cloud. In NDSS, 2017.
- [68] John V Monaco. SoK: Keylogging side channels. In S&P, 2018.
- [69] Rik Myslewski. Intel Sandy Bridge many-core secret sauce. https: //www.theregister.com/2010/09/16/sandy\_bridge\_ring\_i nterconnect?page=1. Accessed on 17.06.2020.
- [70] Michael Neve and Jean-Pierre Seifert. Advances on access-driven cache attacks on AES. In SAC, 2006.
- [71] Khang T Nguyen. Introduction to cache allocation technology in the Intel Xeon processor E5 v4 family. https://software.intel.com /content/www/us/en/develop/articles/introduction-tocache-allocation-technology.html. Accessed on 17.06.2020.
- [72] Hamed Okhravi, Stanley Bak, and Samuel T King. Design, implementation and evaluation of covert channel attacks. In HST, 2010.
- [73] Yossef Oren, Vasileios P Kemerlis, Simha Sethumadhavan, and Angelos D Keromytis. The spy in the sandbox: Practical cache attacks in JavaScript and their implications. In CCS, 2015.
- [74] Dag Arne Osvik, Adi Shamir, and Eran Tromer. Cache attacks and countermeasures: the case of AES. In CT-RSA, 2006.
- [75] Rahul Pal and Ishwar Agarwal. Method and apparatus to build a monolithic mesh interconnect with structurally heterogenous tiles, Patent US20180189232, 2018.
- [76] Priyadarsan Patra and Chinna Prudvi. Fabrics on die: Where function, debug and test meet. In NOCS, 2015.
- [77] Colin Percival. Cache missing for fun and profit. In BSDCan, 2005.
- [78] Cesar Pereida García, Billy Bob Brumley, and Yuval Yarom. Make sure DSA signing exponentiations really are constant-time. In CCS, 2016.
- [79] Peter Pessl, Daniel Gruss, Clémentine Maurice, Michael Schwarz, and Stefan Mangard. DRAMA: Exploiting DRAM addressing for cross-CPU attacks. In USENIX Security, 2016.
- [80] Raspberry Pi Foundation. Pressing a key understanding computer systems. https://www.futurelearn.com/courses/computer-s ystems/0/steps/53503. Accessed on 17.06.2020.
- [81] Paccagnella Riccardo, Licheng Luo, and Christopher W. Fletcher. Lord of the ring(s): Side channel attacks on the CPU on-chip ring interconnect are practical. Preprint, arXiv:2103.03443 [cs.CR], 2021.
- [82] Thomas Ristenpart, Eran Tromer, Hovav Shacham, and Stefan Savage. Hey, you, get off of my cloud: Exploring information leakage in thirdparty compute clouds. In CCS, 2009.
- [83] Bholanath Roy, Ravi Prakash Giri, C Ashokkumar, and Bernard Menezes. Design and implementation of an espionage network for cache-based side channel attacks on AES. In *ICETE*, 2015.
- [84] Subhash Saini, Johnny Chang, and Haoqiang Jin. Performance evaluation of the Intel Sandy Bridge based NASA Pleiades using scientific and engineering applications. In *PMBS*, 2013.
- [85] Michael Schwarz, Moritz Lipp, Daniel Gruss, Samuel Weiser, Clémentine Maurice, Raphael Spreitzer, and Stefan Mangard. Keydrown: Eliminating software-based keystroke timing side-channel attacks. In NDSS, 2018.
- [86] Michael Schwarz, Clémentine Maurice, Daniel Gruss, and Stefan Mangard. Fantastic timers and where to find them: High-resolution microarchitectural attacks in JavaScript. In FC, 2017.
- [87] Anand Lal Shimpi. Intel's sandy bridge architecture exposed. https: //www.anandtech.com/show/3922/intels-sandy-bridge-ar chitecture-exposed/4, 2010. Accessed on 17.06.2020.

- [88] Dawn Xiaodong Song, David A Wagner, and Xuqing Tian. Timing analysis of keystrokes and timing attacks on SSH. In USENIX Security, 2001.
- [89] Read Sprabery, Konstantin Evchenko, Abhilash Raj, Rakesh B Bobba, Sibin Mohan, and Roy Campbell. Scheduling, isolation, and cache allocation: A side-channel defense. In *IC2E*, 2018.
- [90] Raphael Spreitzer, Veelasha Moonsamy, Thomas Korak, and Stefan Mangard. Systematic classification of side-channel attacks: A case study for mobile devices. *IEEE Commun. Surv. Tutor.*, 20(1), 2017.
- [91] Dean Sullivan, Orlando Arias, Travis Meade, and Yier Jin. Microarchitectural minefields: 4K-aliasing covert channel and multi-tenant detection in iaas clouds. In NDSS, 2018.
- [92] Ramacharan Sundararaman, Tracey L Gustafson, and Robert J Safranek. Cross-die interface snoop or global observation message ordering, Patent US9785556B2, 2017.
- [93] Paul Teich. The heart of AMD's epyc comeback is Infinity Fabric. https://www.nextplatform.com/2017/07/12/heart-amds-epyc-comeback-infinity-fabric/. Accessed on 17.06.2020.
- [94] Eran Tromer, Dag Arne Osvik, and Adi Shamir. Efficient cache attacks on aes, and countermeasures. *Journal of Cryptology*, 23(1), 2010.
- [95] Jo Van Bulck, Frank Piessens, and Raoul Strackx. SGX-step: A practical attack framework for precise enclave execution control. In *SysTEX*, 2017.
- [96] Venkatanathan Varadarajan, Thomas Ristenpart, and Michael Swift. Scheduler-based defenses against cross-VM side-channels. In USENIX Security, 2014.
- [97] James R. Vash, Bongjin Jung, and Rishan Tan. System-wide quiescence and per-thread transaction fence in a distributed caching agent, Patent US8443148B2, 2013.
- [98] Pepe Vila and Boris Köpf. Loophole: Timing attacks on shared event loops in chrome. In USENIX Security, 2017.
- [99] VMware Knowledge Base. Security considerations and disallowing inter-virtual machine transparent page sharing (2080735). https: //kb.vmware.com/s/article/2080735. Accessed on 17.06.2020.
- [100] Daimeng Wang, Zhiyun Qian, Nael Abu-Ghazaleh, and Srikanth V Krishnamurthy. PAPP: Prefetcher-aware prime and probe side-channel attack. In DAC, 2019.
- [101] Yao Wang, Andrew Ferraiuolo, and G Edward Suh. Timing channel protection for a shared memory controller. In *HPCA*, 2014.
- [102] Zhenghong Wang and Ruby B Lee. Covert and side channels due to processor architecture. In ACSAC, 2006.
- [103] Hassan MG Wassel, Ying Gao, Jason K Oberg, Ted Huffmire, Ryan Kastner, Frederic T Chong, and Timothy Sherwood. SurfNoC: A low latency and provably non-interfering approach to secure networks-onchip. ACM SIGARCH Computer Architecture News, 41(3), 2013.
- [104] WikiChip. Sandy bridge (client) microarchitectures Intel. https: //en.wikichip.org/wiki/intel/microarchitectures/sand y\_bridge\_(client). Accessed on 17.06.2020.
- [105] Zhenyu Wu, Zhang Xu, and Haining Wang. Whispers in the hyperspace: High-speed covert channel attacks in the cloud. In USENIX Security, 2012.
- [106] Mengjia Yan, Read Sprabery, Bhargava Gopireddy, Christopher Fletcher, Roy Campbell, and Josep Torrellas. Attack directories, not caches: Side channel attacks in a non-inclusive world. In S&P, 2019.
- [107] Fan Yao, Milos Doroslovacki, and Guru Venkataramani. Are coherence protocol states vulnerable to information leakage? In *HPCA*, 2018.
- [108] Yuval Yarom and Katrina Falkner. Flush+Reload: a high resolution, low noise, L3 cache side-channel attack. In USENIX Security, 2014.

<pre>void ***addr; /* circular pointer-chasing list of W_LLC addresses */ const int repetitions = 100000; /* number of samples wanted */ uint32_t samples[ repetitions ]; /* trace */</pre>				
for $(i = 0; i < repetitions; i++)$				
asm volatile (				
"lfence \n"				
"rdtsc \n"	/* eax = TSC */			
"mov %%eax, %%edi\n"	/* edi = eax */			
"mov (%1), %1\n"	/* addr = *addr; LOAD */			
"mov (%1), %1\n"	/* addr = *addr; LOAD */			
"mov (%1), %1\n"	/* addr = *addr; LOAD */			
"mov (%1), %1\n"	/* addr = *addr; LOAD */			
"rdtscp \n"	/* eax = TSC */			
"sub %%edi, %%eax\n"	/* eax = eax - edi */			
: "=a"(samples[i]), "+r"(addr)	/* samples[i] = eax */			
: : "rcx", "rdx", "edi", "memory");				
}				

Listing 1: Timed loads used to monitor the ring interconnect.

- [109] Yuval Yarom, Qian Ge, Fangfei Liu, Ruby B. Lee, and Gernot Heiser. Mapping the intel last-level cache. Cryptology ePrint Archive, Report 2015/905, 2015. https://eprint.iacr.org/2015/905.
- [110] Yuval Yarom, Daniel Genkin, and Nadia Heninger. CacheBleed: A timing attack on OpenSSL constant time RSA. JCEN, 7(2), 2017.
- [111] Kehuan Zhang and XiaoFeng Wang. Peeping Tom in the neighborhood: Keystroke eavesdropping on multi-user systems. In USENIX Security, 2009.
- [112] Yinqian Zhang, Ari Juels, Michael K Reiter, and Thomas Ristenpart. Cross-VM side channels and their use to extract private keys. In CCS, 2012.
- [113] Yinqian Zhang, Ari Juels, Michael K Reiter, and Thomas Ristenpart. Cross-tenant side-channel attacks in PaaS clouds. In CCS, 2014.
- [114] Yinqian Zhang and Michael K Reiter. Düppel: Retrofitting commodity operating systems to mitigate cache side channels in the cloud. In *CCS*, 2013.
- [115] Ziqiao Zhou, Michael K Reiter, and Yinqian Zhang. A software approach to defeating side channels in last-level caches. In CCS, 2016.

# A Additional Data

We refer the reader to the extended version of this paper [81] for the full appendix, including more results from our Coffee Lake and Skylake CPUs, as well as preliminary results from our Xeon Broadwell CPU.

### A.1 Reverse Engineering

Figure 11 reports the ring interconnect contention results when the sender misses in the LLC. Section 3 contains an in-depth analysis of these results (cf. Equation 2).

### A.2 Covert Channel

Figure 9 reports the performance of our covert channel on our Skylake machine, which reaches a maximum capacity of 4.14 Mbps (518 KBps) given a transmission interval of 727 cycles. Observe that the configuration we picked this time ( $R_c = 2$ ,  $R_s = 1$ ,  $S_c = 1$ ,  $S_s = 0$ ) is an example of a configuration



Figure 9: Covert channel performance on Skylake, with  $R_c = 2$ ,  $R_s = 1$ ,  $S_c = 1$ ,  $S_s = 0$ . We report raw bandwidth, error probability and channel capacity (as in Figure 6).



Figure 10: Zoomed-in version of the load latencies measured by the attacker when a user types a single key on the terminal (on Coffee Lake), in the presence of different levels of background noise. The keystroke event was recorded in the middle (red line). We reliably observe the same ring contention pattern only upon keystroke events.

that sees contention only when the prefetchers are turned on, which would normally not be subject to contention if the prefetchers were off (cf. Equation 1).

#### A.3 Side Channels

**Keystroke Timing Attack** Figure 10a is a version of Figure 8 zoomed-in to show the precise contention pattern that occurs upon keystroke events. Figure 10b shows a trace collected while running stress -m N, with N = 1 in the background. Observe that keystroke events are still easily distinguishable from the background noise. We get similar results when we run N = 2 (Figure 10c). However, as the noise grows, with N > 2, we observe that keystroke events become harder to identify using a simple moving average (Figure 10d). Further, with N > 4, we observe that the keystroke events become almost entirely indistinguishable from noise.



Figure 11: Ring interconnect contention heatmap when the receiver performs loads that hit in LLC, and the sender performs loads that miss in the LLC. Similar to Figure 3, the *y* axes indicate the core where the sender and the receiver run, and the *x* axes indicate the LLC slice from which they perform their loads. Cells with a star ( $\bigstar$ ) indicate slice contention (when  $R_s = S_s$ ), while **gray** cells indicate contention on the ring interconnect (with darker grays indicating larger amounts of contention).