Taking a Look into Execute-Only Memory

Marc Schink, Johannes Obermaier, August 12, 2019









Taking a Look into Execute-Only Memory | Schink and Obermaier | August 12, 2019 | 1

Fraunhofer













- Attacker model
 - Physical access
 - Privileged code execution
 - No hardware modifications





- NXP Semiconductors
 - Kinetis K8x
 - Kinetis KV1x
 - Kinetis KV3x

- STMicroelectronics
 - STM32L0
 - STM32L1
 - STM32L4
 - STM32F4
 - STM32F7
 - STM32H7

- Texas Instruments
 - TM4C12x
 - MSP432





NXP Semiconductors

Kinetis K8x

Kinetis KV1x

Kinetis KV3x

STMicroelectronics

STM32L0

STM32L1

STM32L4

■ STM32F4

STM32F7

■ STM32H7

Texas Instruments

TM4C12xMSP432





Taking a Look into Execute-Only Memory | Schink and Obermaier | August 12, 2019 | 6



Conceptual weakness



Taking a Look into Execute-Only Memory | Schink and Obermaier | August 12, 2019 | 7

Fraunhofer























Input state R0: 0x0000 0080 R1: 0x2000 0000 R2: 0x0000 0084 R3: 0x2000 0000 R4: 0x0000 0088 R5: 0x2000 0000 R6: 0x0000 008c R7: 0x2000 0000 APSR: 0x0000 0000

@ Fraunhofer



Target instruction movs r0. #0x84 adds r0, r0, #4 adds r0, #4 orrs r0, r2 movs r0, r2 mov r0. r2 adds r0, r2, #0 lsls r0, r2, #0 uxtb r0, r2 uxth r0, r2 sxth r0, r2







Input state R0: 0x0100 8081 R1: 0x0000 0000 R2: 0x0100 8085 R3: 0x0000 0000 R4: 0x0000 0000 R5: 0x0000 0000 R6: 0x0000 0000 R7: 0x0000 0000



Target instruction movs r0. #0x84 adds r0, r0, #4 adds r0, #4 orrs r0, r2 movs r0, r2 mov r0. r2 adds r0, r2, #0 lsls r0, r2, #0 uxtb r0, r2 uxth r0, r2 sxth r0, r2





Taking a Look into Execute-Only Memory | Schink and Obermaier | August 12, 2019 | 9

Input state R0: 0x0100 8081 R1: 0x0000 0000 R2: 0x0100 8085 R3: 0x0000 0000 R4: 0x0000 0000 R5: 0x0000 0000 R6: 0x0000 0000 APSR: 0x0000 0000

@ Fraunhofer



Target instruction movs r0, #0x84 adds r0, r0, #4 adds r0, #4 orrs r0, r2 movs r0, r2 mov r0. r2 adds r0, r2, #0 lsls r0, r2, #0 uxtb r0. r2 uxth r0, r2 sxth r0, r2





Input state R0: 0x0000 0000 R1: 0x000 0000 R2: 0x8000 0001 R3: 0x000 0000 R4: 0x000 0000 R5: 0x000 0000 R6: 0x000 0000 R7: 0x0000 0000

@ Fraunhofer



Target instruction movs r0, #0x84 adds r0, r0, #4 adds r0, #4 orrs r0, r2 movs r0, r2 mov r0. r2 adds r0, r2, #0 lsls r0, r2, #0 uxtb r0. r2 uxth r0, r2 sxth r0, r2







Input state R0: 0×0000 0000 R1: 0×0000 0000 R2: 0×8000 0001 R3: 0×0000 0000 R4: 0×0000 0000 R5: 0×0000 0000 R6: 0×0000 0000 R7: 0×0000 0000



Target instruction

movs r0, #0x84 adds r0, r0, #4 adds r0, #4 orrs r0, r2 movs r0, r2 mov r0. r2 adds r0, r2, #0 lsls r0, r2, #0 uxtb r0. r2 uxth r0, r2 sxth r0, r2







Input state R0: 0×0000 0000 R1: 0×0000 0000 R2: 0×8000 0001 R3: 0×0000 0000 R4: 0×0000 0000 R5: 0×0000 0000 R6: 0×0000 0000 APSR: 0×0000 0000



Target instruction

movs r0, #0x84 adds r0, r0, #4 adds r0, #4 orrs r0, r2 movs r0, r2 mov r0. r2 adds r0, r2, #0 lsls r0, r2, #0 uxtb r0. r2 uxth r0, r2 sxth r0, r2







Input state R0: 0×0000 0000 R1: 0×0000 0000 R2: 0×8000 0001 R3: 0×0000 0000 R4: 0×0000 0000 R5: 0×0000 0000 R6: 0×0000 0000 APSR: 0×0000 0000



Target instruction

movs r0, #0x84 adds r0, r0, #4 adds r0, #4 orrs r0, r2 movs r0, r2 mov r0. r2 adds r0, r2, #0 lsls r0, r2, #0 uxtb r0. r2 uxth r0, r2 sxth r0, r2



R2: 0×8000 0001 R3: 0×0000 0000 R4: 0×0000 0000 R5: 0×0000 0000 R6: 0×0000 0000 R7: 0×0000 0000 APSR: 0×0000 0000





Commutative properties adds r0, r2, r4 adds r0, r4, r2 Algorithmic equivalence movs r2, #0 eors r2, r2 Binary encoding subs r0, r0, #1 subs r0, #1



Commutative properties adds r0, r2, r4 adds r0, r4, r2

Algorithmic equivalence movs r2, #0 eors r2, r2?? Binary encoding subs r0, r0, #1 subs r0, #1

No effect on the correct functionality of the recovered code

Taking a Look into Execute-Only Memory | Schink and Obermaier | August 12, 2019 | 10



 Hint instructions yield sev ■ Control instructions
 dsb
 isb
 ?
 dmb

Taking a Look into Execute-Only Memory | Schink and Obermaier | August 12, 2019 | 11



 Hint instructions yield sev ■ Control instructions
 dsb
 isb
 ?
 dmb

Rarely used and only for special purposes

Taking a Look into Execute-Only Memory | Schink and Obermaier | August 12, 2019 | 11





Demo: Code recovery attack on STM32L0

Taking a Look into Execute-Only Memory | Schink and Obermaier | August 12, 2019 | 13 © Fraunhofer



What else?



Taking a Look into Execute-Only Memory | Schink and Obermaier | August 12, 2019 | 14



What else?



Hardware implementation flaws

Taking a Look into Execute-Only Memory | Schink and Obermaier | August 12, 2019 | 15

Conclusion

- Conceptual weakness allows code recovery attack
- Practicability of code recovery attacks demonstrated
- eXecute-Only Memory is inadquate for IP protection
- Hardware-backed isolation required



Contact Information



Marc Schink, Johannes Obermaier

Department Hardware Security

Fraunhofer-Institute for Applied and Integrated Security (AISEC)

Address: Parkring 4 85748 Garching (near Munich) Germany Internet: https://www.aisec.fraunhofer.de

 Phone:
 +49 89 3229986-144

 Fax:
 +49 89 3229986-299

 E-Mail:
 marc.schink@aisec.fraunhofer.de

Taking a Look into Execute-Only Memory | Schink and Obermaier | August 12, 2019 | 17

