

A Systematic Evaluation of Transient Execution Attacks and Defenses

Claudio Canella (@cc0x1f)¹, Jo Van Bulck², Michael Schwarz¹, Moritz Lipp¹, Benjamin von Berg¹, Philipp Ortner¹, Frank Piessens², Dmitry Evtyushkin, Daniel Gruss¹

August 14, 2019

¹ Graz University of Technology, ² imec-DistriNet, KU Leuven, ³ College of William and Mary



- Clear up **naming confusion**



- Clear up **naming confusion**
- Systematic analysis shows **new variants**



- Clear up **naming confusion**
- Systematic analysis shows **new variants**
- Show defenses **cost performance** and **do not fully work**



- Clear up **naming confusion**
- Systematic analysis shows **new variants**
- Show defenses **cost performance** and **do not fully work**
- **Gadget prevalence** in Linux kernel



- CPU uses data in **out-of-order execution** before permission check

MELTDOWN



- CPU uses data in **out-of-order execution** before permission check
- Meltdown can **read** any **kernel** address

MELTDOWN



- CPU uses data in **out-of-order execution** before permission check
- Meltdown can **read** any **kernel** address
- **Physical memory** is usually mapped in kernel

MELTDOWN



- CPU uses data in **out-of-order execution** before permission check
- Meltdown can **read** any **kernel** address
- **Physical memory** is usually mapped in kernel
→ Read arbitrary memory

MELTDOWN



- Meltdown **fully mitigated** in software



- Meltdown **fully mitigated** in software
- Problem **seemed** to be solved



- Meltdown **fully mitigated** in software
- Problem **seemed** to be solved
- No attack surface left



- Meltdown **fully mitigated** in software
- Problem **seemed** to be solved
- No attack surface left
- That is what everyone thought



- Meltdown is a whole **category of vulnerabilities**




- Meltdown is a whole **category of vulnerabilities**
- Not only the user-accessible check


P	RW	US	WT	UC	R	D	S	G	Ignored	
Physical Page Number										
		Ignored					PK	X		


- User/Supervisor bit defines in which **privilege level** the page can be accessed


Pagefault














operation #n





time


















Transient
cause?












SPECTRE

- Spectre is a second class of transient execution attack




SPECTRE


- Spectre is a second class of transient execution attack
- Instead of faults, exploit control (or data) flow predictions


operation #n





time
















- Many predictors in modern CPUs



- Many predictors in modern CPUs
 - Branch taken/not taken (PHT)



- Many predictors in modern CPUs
 - Branch taken/not taken (PHT)
 - Call/Jump destination (BTB)




- Many predictors in modern CPUs
 - Branch taken/not taken (PHT)
 - Call/Jump destination (BTB)
 - Function return destination (RSB)





- Many predictors in modern CPUs
 - Branch taken/not taken (PHT)
 - Call/Jump destination (BTB)
 - Function return destination (RSB)
 - Load matches previous store (STL)





- Many predictors in modern CPUs
 - Branch taken/not taken (PHT)
 - Call/Jump destination (BTB)
 - Function return destination (RSB)
 - Load matches previous store (STL)
- Most are even shared among processes


















Transient
cause?











- Spectre is **not a bug**



- Spectre is **not a bug**
- It is an useful **optimization**




- Spectre is **not a bug**
 - It is an useful **optimization**
- Cannot simply fix it (as with Meltdown)



- Spectre is **not a bug**
- It is an useful **optimization**
→ Cannot simply fix it (as with Meltdown)
- **Workarounds** for critical code parts

Spectre defenses in 3 categories:



C1 Mitigating or reducing
the accuracy of covert
channels

C2 Mitigating or aborting
speculation

C3 Ensuring secret data
cannot be reached



- Many countermeasures **only consider the cache** to get data...



- Many countermeasures **only consider** the **cache** to get data...
- ...but there are other possibilities, e.g.,



- Many countermeasures **only consider** the **cache** to get data...
- ...but there are other possibilities, e.g.,
 - Port contention (SMoOtherSpectre)




- Many countermeasures **only consider** the **cache** to get data...
- ...but there are other possibilities, e.g.,
 - Port contention (SMoTherSpectre)
 - AVX (NetSpectre)




- Many countermeasures **only consider** the **cache** to get data...
- ...but there are other possibilities, e.g.,
 - Port contention (SMoTherSpectre)
 - AVX (NetSpectre)
- Cache is just the **easiest**

Defense	InvisiSpec	SafeSpec	DAWG	Taint Tracking	Timer Reduction	RSB Stuffing	Retpoline	SLH	YSNB	IBRS	STIPB	IBPB	Serialization	Sloth	SSBD/SSBB	Poison Value	Index Masking	Site Isolation
Microarchitectural Element																		
Cache																		
TLB																		
BTB																		
BHB																		
PHT																		
RSB																		
AVX																		
FPU																		
Execution Ports																		
Category:	C1			C2						C3								

Considers element(●), partially considers it/same technique possible (○), or does not consider it(○).



Considers element(●), partially considers it/same technique possible (◐), or does not consider it(○).




Considers element(●), partially considers it/same technique possible (○), or does not consider it(○).

	InvisiSpec	SafeSpec	DAWG	Taint Tracking	Timer Reduction	RSB Stuffing	Retpoline	SLH	YSNB	IBRS	STIPB	IBPB	Serialization	Sloth	SSBD/SSBB	Poison Value	Index Masking	Site Isolation
Defense																		
Cache	●	●	●	○	○	○	○	○	○	○	○	○	●	○	○	○	○	
TLB	○	●	●	○	○	○	○	○	○	○	○	○	○	○	○	○	○	
BTB	○	○	○	○	○	○	●	○	○	●	●	●	○	○	○	○	○	
BHB	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	
PHT	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	
RSB	○	○	○	○	○	●	●	○	○	○	○	○	○	○	○	○	○	
AVX	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	
FPU	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	
Execution Ports	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	
Category:					C1	C2					C2	C3						

Considers element (●), partially considers it/same technique possible (○), or does not consider it (○).

		Attack	Defense	<i>InvisiSpec</i>	<i>SafeSpec</i>	<i>DAWG</i>	<i>RSB Stuffing</i>	<i>Retpoline</i>	<i>Poison Value</i>	<i>Index Masking</i>	<i>Site Isolation</i>	<i>SLH</i>	<i>YSNB</i>	<i>IBRS</i>	<i>STIPB</i>	<i>IBPB</i>	<i>Serialization</i>	<i>Taint Tracking</i>	<i>Timer Reductio</i>	<i>Sloth</i>	<i>SSBD/SSBB</i>
Intel	Spectre-PHT	●																			
	Spectre-BTB	●																			
	Spectre-RSB	●																			
	Spectre-STL	●																			
ARM	Spectre-PHT	●																			
	Spectre-BTB	●																			
	Spectre-RSB	●																			
	Spectre-STL	●																			
AMD	Spectre-PHT	●																			
	Spectre-BTB	●																			
	Spectre-RSB	●																			
	Spectre-STL	●																			

Symbols show if an attack is mitigated (●), partially mitigated (◐), not mitigated (○), theoretically mitigated (■), theoretically impeded (□), not theoretically impeded (□), or out of scope (◊).



Symbols show if an attack is mitigated (●), partially mitigated (○), not mitigated (○), theoretically mitigated (■), theoretically impeded (□), not theoretically impeded (□), or out of scope (◊).

		InvisiSpec	SafeSpec	DAWG	RSB Stuffing	Retpoline	Poison Value	Index Masking	Site Isolation	SLH	YSNB	IBRS	STIPB	IBPB	Serialization	Taint Tracking	Timer Reductio	Sloth	SSBD/SSBB
	Attack	Defense																	
Intel	Spectre-PHT				●	○	○	●							○	○			
	Spectre-BTB		●				○					●	○	○		○			
	Spectre-RSB	○					○									○			
	Spectre-STL					○										○		●	
ARM	Spectre-PHT				●	○	○	●							○	○			
	Spectre-BTB		●				○									○			
	Spectre-RSB	○					○									○			
	Spectre-STL					○										○		●	
AMD	Spectre-PHT				●	○	○	●							○	○			
	Spectre-BTB		●				○									○			
	Spectre-RSB	○					○									○			
	Spectre-STL					○										○		●	

Symbols show if an attack is mitigated (●), partially mitigated (○), not mitigated (○), theoretically mitigated (■), theoretically impeded (□), not theoretically impeded (□), or out of scope (◊).

		InvisiSpec	SafeSpec	DAWG	RSB Stuffing	Retpoline	Poison Value	Index Masking	Site Isolation	SLH	YSNB	IBRS	STIPB	IBPB	Serialization	Taint Tracking	Timer Reductio	Sloth	SSBD/SSBB
	Attack	Defense																	
Intel	Spectre-PHT				●	○	○	●	○					○		○			
	Spectre-BTB				●		○					●	○	○		○			
	Spectre-RSB			○			○									○			
	Spectre-STL					○										○		●	
ARM	Spectre-PHT				●	○	○	●	○				○		○	○			
	Spectre-BTB				●		○									○			
	Spectre-RSB			○			○									○			
	Spectre-STL					○										○		●	
AMD	Spectre-PHT				●	○	○	●	○				○		○	○			
	Spectre-BTB				●		○									○			
	Spectre-RSB			○			○									○			
	Spectre-STL					○										○		●	

Symbols show if an attack is mitigated (●), partially mitigated (○), not mitigated (○), theoretically mitigated (■), theoretically impeded (□), not theoretically impeded (□), or out of scope (◊).

		InvisiSpec	SafeSpec	DAWG	RSB Stuffing	Retpoline	Poison Value	Index Masking	Site Isolation	SLH	YSNB	IBRS	STIPB	IBPB	Serialization	Taint Tracking	Timer Reductio	Sloth	SSBD/SSBB
	Attack	Defense																	
Intel	Spectre-PHT		●	○	○	●	○				○		■	■	○				
	Spectre-BTB	●		○							●	○	○		■	■	○		
	Spectre-RSB	○		○											■	■	○		
	Spectre-STL		○												■	○	■	■	●
ARM	Spectre-PHT		●	○	○	●	○				○		○	■	■	○			
	Spectre-BTB	●		○											■	■	○		
	Spectre-RSB	○		○											■	■	○		
	Spectre-STL		○												■	○	■	■	●
AMD	Spectre-PHT		●	○	○	●	○				○		○	■	■	○			
	Spectre-BTB	●		○											■	■	○		
	Spectre-RSB	○		○											■	■	○		
	Spectre-STL		○												■	○	■	■	●

Symbols show if an attack is mitigated (●), partially mitigated (○), not mitigated (○), theoretically mitigated (■), theoretically impeded (□), not theoretically impeded (□), or out of scope (◊).

		InvisiSpec	SafeSpec	DAWG	RSB Stuffing	Retpoline	Poison Value	Index Masking	Site Isolation	SLH	YSNB	IBRS	STIPB	IBPB	Serialization	Taint Tracking	Timer Reductio	Sloth	SSBD/SSBB
	Attack	Defense																	
Intel	Spectre-PHT		●	○	○	●	○				○		■	○	□				
	Spectre-BTB	●		○							●	○	○		■	○			
	Spectre-RSB	○		○											■	○			
	Spectre-STL		○												■	○	■	●	
ARM	Spectre-PHT		●	○	○	●	○				○		■	○	□				
	Spectre-BTB	●		○											■	○			
	Spectre-RSB	○		○											■	○			
	Spectre-STL		○												■	○	■	●	
AMD	Spectre-PHT		●	○	○	●	○				○		■	○	□				
	Spectre-BTB	●		○									■	□		■	○		
	Spectre-RSB	○		○									■			■	○		
	Spectre-STL		○												■	○	■	●	

Symbols show if an attack is mitigated (●), partially mitigated (○), not mitigated (○), theoretically mitigated (■), theoretically impeded (□), not theoretically impeded (□), or out of scope (◊).

		InvisiSpec	SafeSpec	DAWG	RSB Stuffing	Retpoline	Poison Value	Index Masking	Site Isolation	SLH	YSNB	IBRS	STIPB	IBPB	Serialization	Taint Tracking	Timer Reductio	Sloth	SSBD/SSBB
	Attack	Defense																	
Intel	Spectre-PHT	□	□	□		●	◐	○	●	○				■	□	○	□		
	Spectre-BTB	□	□	□		●		○				●	○	○		■	○		
	Spectre-RSB	□	□	□	○			○							■	○			
	Spectre-STL	□	□	□				○							■	○	■	●	
ARM	Spectre-PHT	□	□	□		●	◐	○	●	○				○	■	○	□		
	Spectre-BTB	□	□	□		●		○							■	○			
	Spectre-RSB	□	□	□	○			○							■	○			
	Spectre-STL	□	□	□				○							■	○	■	●	
AMD	Spectre-PHT	□	□	□		●	◐	○	●	○				○	■	○	□		
	Spectre-BTB	□	□	□		●		○				■	■	■		■	○		
	Spectre-RSB	□	□	□	○			○				■			■	○			
	Spectre-STL	□	□	□				○							■	○	■	●	

Symbols show if an attack is mitigated (●), partially mitigated (◐), not mitigated (○), theoretically mitigated (■), theoretically impeded (□), not theoretically impeded (□), or out of scope (◊).

		InvisiSpec	SafeSpec	DAWG	RSB Stuffing	Retpoline	Poison Value	Index Masking	Site Isolation	SLH	YSNB	IBRS	STIPB	IBPB	Serialization	Taint Tracking	Timer Reductio	Sloth	SSBD/SSBB
	Attack	Defense																	
Intel	Spectre-PHT	□	□	□	◊	◊	●	◐	◑	●	○	◊	◊	◊	■	●	□	◊	
	Spectre-BTB	□	□	□	◊	●	◊	◊	●	◊	◊	●	●	●	■	●	□	◊	
	Spectre-RSB	□	□	□	●	◊	◊	◊	●	◊	◊	◊	◊	◊	■	●	□	◊	
	Spectre-STL	□	□	□	◊	◊	◊	◊	●	◊	◊	◊	◊	◊	■	●	■	●	
ARM	Spectre-PHT	□	□	□	◊	◊	●	◐	◑	●	○	◊	◊	◊	●	■	●	□	◊
	Spectre-BTB	□	□	□	◊	●	◊	◊	●	◊	◊	◊	◊	◊	◊	■	●	□	◊
	Spectre-RSB	□	□	□	●	◊	◊	◊	●	◊	◊	◊	◊	◊	◊	■	●	□	◊
	Spectre-STL	□	□	□	◊	◊	◊	◊	●	◊	◊	◊	◊	◊	◊	■	●	■	●
AMD	Spectre-PHT	□	□	□	◊	◊	●	◐	◑	●	○	◊	◊	◊	●	■	●	□	◊
	Spectre-BTB	□	□	□	◊	●	◊	◊	●	◊	◊	◊	■	■	■	■	●	□	◊
	Spectre-RSB	□	□	□	●	◊	◊	◊	●	◊	◊	◊	◊	◊	◊	■	●	□	◊
	Spectre-STL	□	□	□	◊	◊	◊	◊	●	◊	◊	◊	◊	◊	◊	■	●	■	●

Symbols show if an attack is mitigated (●), partially mitigated (◐), not mitigated (○), theoretically mitigated (■), theoretically impeded (□), not theoretically impeded (□), or out of scope (◊).

Defense	Evaluation	Penalty	Benchmark
KAISER/KPTI		0–2.6 %	System call rates
Retpoline		5–10 %	Real-world workload servers
Site Isolation		10–13 %	Memory overhead
InvisiSpec		22 %	SPEC
SafeSpec		-3 %	SPEC on MARSSx86
DAWG		1–15 %	PARSEC , GAPBS
SLH		29–36.4 %	Google microbenchmark suite
YSNB		60 %	Phoenix
IBRS		20–30 %	Sysbench 1.0.11
STIBP		30–50 %	Rodinia OpenMP, DaCapo
Serialization		62–74.8 %	Google microbenchmark suite
SSBD/SSBB		2–8 %	SYStemMark 2018, SPEC integer
L1TF Mitigations		-3–31 %	SPEC

Gadget	Example (Spectre-PHT)	#Occurrences
Prefetch	<code>if(i<LEN_A){a[i];}</code>	172
Compare	<code>if(i<LEN_A){if(a[i]==k){};}</code>	127
Index	<code>if(i<LEN_A){y = b[a[i]*x];}</code>	0
Execute	<code>if(i<LEN_A){a[i](void);}</code>	16



You can find our **proof-of-concept** implementation and **classification tree** on:

- <https://github.com/IAIK/transientfail>
- <http://transient.fail/>



- Introduced a **new naming scheme**




- Introduced a new naming scheme
- Discovered new attack variants




- Introduced a new naming scheme
- Discovered new attack variants
- Showed that defenses cost too much performance for little effect




- Introduced a new naming scheme
- Discovered new attack variants
- Showed that defenses cost too much performance for little effect
- Showed prevalence of gadgets in Linux kernel




- Transient Execution Attacks are...




- Transient Execution Attacks are...
 - ...a novel class of attacks



- Transient Execution Attacks are...
 - ...a novel class of attacks
 - ...extremely powerful



- Transient Execution Attacks are...
 - ...a novel class of attacks
 - ...extremely powerful
 - ...only at the beginning



- Transient Execution Attacks are...
 - ...a novel class of attacks
 - ...extremely powerful
 - ...only at the beginning
- Many optimizations introduce side channels → now exploitable

A Systematic Evaluation of Transient Execution Attacks and Defenses

Claudio Canella (@cc0x1f)¹, Jo Van Bulck², Michael Schwarz¹, Moritz Lipp¹, Benjamin von Berg¹, Philipp Ortner¹, Frank Piessens², Dmitry Evtyushkin, Daniel Gruss¹

August 14, 2019

¹ Graz University of Technology, ² imec-DistriNet, KU Leuven, ³ College of William and Mary

We want to thank our shepherd, Jonathan McCune, for his helpful comments and suggestions that substantially helped in improving the paper. This work has been supported by the Austrian Research Promotion Agency (FFG) via the K-project DeSSnet, which is funded in the context of COMET – Competence Centers for Excellent Technologies by BMVIT, BMWFW, Styria and Carinthia. This work has been supported by the Austrian Research Promotion Agency (FFG) via the project ESPRESSO, which is funded by the province of Styria and the Business Promotion Agencies of Styria and Carinthia. This project has received funding from the European Research Council (ERC) under the European Union's Horizon 2020 research and innovation programme (grant agreement No 681402). This research received funding from the Research Fund KU Leuven, and Jo Van Bulck is supported by the Research Foundation – Flanders (FWO). Evtyushkin acknowledges the start-up grant from the College of William and Mary. Additional funding was provided by generous gifts from ARM and Intel. Any opinions, findings, and conclusions or recommendations expressed in this paper are those of the authors and do not necessarily reflect the views of the funding parties.