NetTLP: A Development Platform for PCIe Devices in Software Interacting with Hardware

> <u>Yohei Kuga</u> (*The University of Tokyo*) Ryo Nakamura (*The University of Tokyo*) Takeshi Matsuya (*Keio University*) Yuji Sekiya (*The University of Tokyo*)

PCI Express-Based Heterogeneous Computing



CPU-to-Device
 Device-to-Device
 Remote DMA

- PCI Express (PCIe) is the most popular interconnect standard for communicating between accelerator, storage, and network devices
- PCIe is a packet-based protocol
 - PCIe topology is flexible
 - PCIe switch and root complex forward PCIe packets to other PCIe devices
 - PCIe devices can communicate directly by using the PCIe switch

Problem: Lack of Productivity and Observability on PCIe

- Why can't we develop PCIe the same way as IP networking
 - Although both PCIe and IP are packet-based data communication standards
- Prototyping a PCIe device by FPGA still requires significant effort
 - Such as in the NetFPGA project
- Observing PCIe transactions is also difficult
 - Because they are confined in hardware and require special analyzers

	IP networks	PCI Express						
Type of data communication	Packet-based	Packet-based						
Components	Software and hardware	Hardware						
Analyzing by	tcpdump, Wireshark, etc	FPGA, special hardware						
	Gap between Software and Hardware							

Goal

- Bridge the gap between hardware and software for PCIe
 - QEMU performs everything in **software** but without actual PCIe protocols
 - FPGA and ASIC handle actual PCIe transactions in hardware, but developing them is still hard compared with software-based platforms

NetTLP provides high productivity and observability for PCIe developments by connecting **software PCIe devices** to **hardware root complexes**

		PCIe device			
		Software	Hardware		
Poot complay	Software	QEMU	-		
Root complex	Hardware	NetTLP	FPGA/ASIC		

NetTLP approach

- Separating the PCIe transaction layer into software
 - Software PCIe devices communicate with hardware root complexes on the PCIe transaction layer
- Bridging the software transaction layer with hardware data link layer by delivering TLPs over Ethernet
 - It is possible because both use packet-based data communication

TLP manipulation platform

- [ExpEther HOTI'06]
- [Thunderclap NDSS'19] NetTLP target
- Software PCIe device



NetTLP Overview

PCIe devices work as Linux commands NetTLP is composed of two hosts:

- Adapter host has the NetTLP adapter which bridges a PCIe link and an Ethernet link
- Device host has LibTLP-based application that performs the role of the NetTLP adapter

PCle

Device



Example 1: DMA Read by Software from the Device Host

1. ./dma_read sends a DMA read TLP over UDP

PCle

Device

- 2. The NetTLP adapter decaps it and sends the inner DMA read TLP to the root complex
- 3. The root complex sends the reply TLP (completion TLP) to the ./dma_read via the NetTLP adapter



Example 2: Generating MSI-X Interrupts in NetTLP Platform

Interrupt controller sets MSI-X table data 1.

PCle

- 2. ./msix gets the MSI-X registers of the NetTLP adapter and MSI-X message address and data from the MSI-X table in BAR2
- 3. ./msix sends DMA write to the MSI-X message address



Example 3: Capturing TLPs from Other PCIe Devices

1. ./memory performs a memory region associating with BAR4 of the NetTLP adapter

PCle

Device

- 2. Another PCIe device issues DMA read and DMA write to the ./memory instead of the main memory
- 3. The TLPs can be captured at the device host by tcpdump



LibTLP Design: DMA APIs

ssize_t dma_read(struct nettlp *nt, uintptr_t addr, void *buf, size_t count);
ssize_t dma_write(struct nettlp *nt, uintptr_t addr, void *buf, size_t count);

- DMA APIs are inspired by read(2) and write(2) system calls
 - dma_read() attempts to read up to `count` bytes into `buf`
 - dma_write() writes up to `count` bytes from `buf`
 - `addr` indicates a target address of DMA transaction
 - The return values of the functions
 - Success: the number of bytes read or written
 - Error: returns -1 and sets errno

LibTLP Design: PIO APIs



- Register the functions receiving the request TLPs using callback API
- Call nettlp_run_cb() / nettlp_stop_cb() to start/stop the software device

Example) dma_read.c

- Programing PCIe devices in the same manner as IP packet processing with Linux
 - 1. Set IP packet parameters
 - 2. Set TLP header parameters
 - 3. Call the DMA read API
 - 4. Output DMA read results

#include <stdio.h>
#include <arpa/inet.h>
#include <libtlp.h>

1

2

3

(4)

```
int main(int argc, char **argv) {
    uintptr_t addr = 0x0;
    struct nettlp nt;
    char buf[128];
    int ret;
```

```
inet_pton(AF_INET, "192.168.10.1", &nt.remote_addr);
inet_pton(AF_INET, "192.168.10.3", &nt.local_addr);
nt.requester = (0x1a << 8 | 0x00);
nt.tag = 0;
```

```
nettlp_init(&nt);
```

```
ret = dma_read(&nt, addr, buf, sizeof(buf));
if (ret < 0) {
        perror("dma_read");
        return ret;
        </pre>
```

printf("DMA read: %d bytes from 0x%lx¥n", ret, addr);
return 0;

Observing Actual TLPs with Tcpdump and Wireshark!

🚄 x520-1500B-32pkt.pcap ⊿ ■ ⊿ ⊗ 💼 🖹 🗙 🗳 🔍 👄 ⇒ 🖄 🐺 📃 🚍

Tag: 0x01

Bus Number: 0x0019 Device Number: 0x0000 Function Number: 0x0000

1111 = LastBE: 0xf 1111 = FirstBE: 0xf

Address 32 bit: 0x9000000 Reserved_32b: 0

 0000
 ff
 f

0a 01 c0 a8 0a 03 30 01 30 01 00 1a 00 00 02 c90. 0...... 7d 2e f4 70 00 00 20 80 19 00 01 ff 90 00 00 00 }..p.

	1		Let it it	1.0.1												
	Time	Source	Destination	Protocol	Length Inf						1		10.00		1	<i></i>
	0.000000000	192.168.10.1	192.168.10.3	PCIe TLP							len 128 DW,					
	0.000005950	192.168.10.1	192.168.10.3	PCIe TLP							len 128 DW,					
	0.000007426	192.168.10.1	192.168.10.3	PCIe TLP							len 119 DW,					
	0.00008808	192.168.10.1	192.168.10.3	PCIe TLP							len 128 DW,					
	0.000011065	192.168.10.1	192.168.10.3	PCIe TLP							len 128 DW					
	0.000012490	192.168.10.1	192.168.10.3	PCIe TLP							len 119 DW,					
	0.000013906	192.168.10.1	192.168.10.3	PCIe TLP							len 128 DW,					
	0.000015318	192.168.10.1	192.168.10.3	PCIe TLP							len 128 DW,					•
	0.000135871	192.168.10.3	192.168.10.1	PCIe TLP							len 64 DW,					
	0.000140022	192.168.10.3	192.168.10.1	PCIe TLP							len 64 DW,					
	0.000140843	192.168.10.3	192.168.10.1	PCIe TLP							len 55 DW,					
	0.000141634	192.168.10.3	192.168.10.1	PCIe TLP							len 55 DW,					
	0.000142499	192.168.10.3	192.168.10.1	PCIe TLP							len 64 DW,					
14	0.000143384	192.168.10.3	192.168.10.1	PCIe TLP		lD, nil,	tc 0,	tlags [],	attrs [RELAX],	len 64 DW,	completer	1b:00,	Successfu	I Complet	ion (SC),
10			103 160 10 1		216 6-	10	+ - 0		atter []	DELAV1	lon 64 DW	completer.	16.00	Cuccoct	1 Complet	ion (CC)
rame	: 1: 64 bytes d		192.168.10.1 , 64 bytes captured (5: 0:11:22:33:44:55), Dst				tc 0.		attrs [RFLAX1.	len 64 DW	completer	1h:00.	Successfu	l Complet	ion (SC).
rame ther 02.1 nter ser	: 1: 64 bytes o met II, Src: (Q Virtual LAN, met Protocol \	on wire (512 bits) CIMSYS_33:44:55 (00 , PRI: 0, DEI: 0, 1 Version 4, Src: 193	, 64 bytes captured (5 0:11:22:33:44:55), Dst	12 bits) : Broadcast (1			tr 0.		attrs_[RFLAX	<u>len 64 DW</u>	_completer	<u>1h:00</u> .	_Successfu	l <u>Comple</u> i	ion (SC).
rame ther 02.1 nter ser etTL	e 1: 64 bytes o rnet II, Src: 0 Q Virtual LAN, rnet Protocol N Datagram Proto	on wire (512 bits) CIMSYS_33:44:55 (00 , PRI: 0, DEI: 0, 1 Version 4, Src: 193	, 64 bytes captured (5 0:11:22:33:44:55), Dst ID: 100 2.168.10.1, Dst: 192.10	12 bits) : Broadcast (1			_tc 0		attrs_[RFLAX	<u>len 64 DW</u>	_completer	<u>1h:00</u>	_Successfu	l Complet	ion (SC).
rame ther 02.1 nter ser etTL Ne PC	: 1: 64 bytes of net II, Src: (Q Virtual LAN, net Protocol V Datagram Proto P Packet tTLP Header Ie Transaction	on wire (512 bits) CIMSYS_33:44:55 (00 , PRI: 0, DEI: 0, 1 /ersion 4, Src: 19 ocol, Src Port: 12 Layer Packet	, 64 bytes captured (5 0:11:22:33:44:55), Dst ID: 100 2.168.10.1, Dst: 192.10	12 bits) : Broadcast (1			_tc 0		attrs_[RFLAX	<u>len 64 DW</u>	_completer	<u>1</u> h:00.	_Successfu	l <u>Comple</u> i	ion (SC).
rame ther 02.1 nter ser etTL Ne PC	1: 64 bytes of met II, Src: 0 Q Virtual LAN, met Protocol V Datagram Proto P Packet TILP Header Ie Transaction Packet Format	on wire (512 bits) CIMSYS_33:44:55 (0) , PRI: 0, DEI: 0, J Jersion 4, Src: 19 Jocol, Src Port: 12 Layer Packet Type: MRd (0x00)	, 64 bytes captured (5 0:11:22:33:44:55), Dst ID: 100 2.168.10.1, Dst: 192.10	12 bits) : Broadcast (1			<u>tc 0.</u>		attrs []	RELAX	<u>len 64 DW</u>	_completer	<u>1</u> h:00.	<u>Successfu</u>	l <u>Comple</u>	ion (SC).
rame ther 02.1 nter ser etTL Ne PC	1: 64 bytes of net II, Src: (Q Virtual LAN, net Protocol V Datagram Proto P Packet TTLP Header IC Transaction Packet Format 0 = Re	Dn wire (512 bits) CIMSYS_33:44:55 (00, PRI: 0, DEI: 0, 1 Jersion 4, Src: 19: Jocol, Src Port: 12: Layer Packet Type: MRd (0x00) eserved0: 0	, 64 bytes captured (5 0:11:22:33:44:55), Dst ID: 100 2.168.10.1, Dst: 192.10	12 bits) : Broadcast (1			<u>tr 0.</u>		attrs []	RFLAX	len 64 DW.	_completer	<u>1h:00</u>	_Successfu	l <u>Comple</u> i	ion (SC).
rame ther 02.1 nter ser etTL Ne PC	1: 64 bytes of met II, Src: (Q Virtual LAN, met Protocol N Datagram Proto P Packet tTLP Header Ie Transaction Packet Format 0= Ru .000 = To	Dn wire (512 bits) CIMSYS_33:44:55 (00, , PRI: 0, DEI: 0, . /ersion 4, Src: 19: Docol, Src Port: 12: Layer Packet Type: MRd (0x00) eserved0: 0 class: 0x0	, 64 bytes captured (5 0:11:22:33:44:55), Dst ID: 100 2.168.10.1, Dst: 192.10	12 bits) : Broadcast (1			<u>tr 0.</u>		attrs [RELAX	len 64 NW	Completer	<u>1</u> h:00.	_Successfu	l Complet	ion_(SC)_
rame ther 02.1 nter ser etTL Ne PC	1: 64 bytes of net II, Src: 0 Q Virtual LAN, net Protocol V Datagram Proto P Packet TILP Header Ie Transaction Packet Format 0	on wire (512 bits) CIMSYS_33:44:55 (0, , PRI: 0, DEI: 0, 5 /ersion 4, Src: 192 bool, Src Port: 122 Layer Packet Type: MRd (0x00) eserved0: 0 class: 0x0 eserved1: 0	, 64 bytes captured (5 3:11:22:33:44:55), Dst ID: 100 2.168.10.1, Dst: 192.10 289, Dst Port: 12289	12 bits) : Broadcast (1					attrs [i	RELAX].	len 64 NW.	_completer	<u>1</u> h:00.	Successfu	l Complet	ion (SC).
rame ther 02.1 nter ser etTL Ne PC	1: 64 bytes of net II, Src: (Q Virtual LAN, net Protocol V Datagram Proto P Packet tTLP Header Ie Transaction Packet Format 0 = Rt 0000 = Rd 0	Dn wire (512 bits) CIMSYS_33:44:55 (0, , PRI: 0, DEI: 0, J /ersion 4, Src: 19; Docol, Src Port: 12; Layer Packet Type: MRd (0x00) eserved0: 0 class: 0x0 eserved1: 0 = Digest: 0	, 64 bytes captured (5: 0:11:22:33:44:55), Dst ID: 100 2.168.10.1, Dst: 192.1 289, Dst Port: 12289	12 bits) : Broadcast (1					attrs_[RELAX1.	len 64 NW	completer	<u>. 1h:00</u> .	Successfu	l Complet	ion (SC).
rame ther 02.1 nter ser etTL Ne PC	1: 64 bytes of net II, Src: (Q Virtual LAN, net Protocol V Datagram Proto P Packet TTLP Header IC Transaction Packet Format 0 = Re .000 = T 0000 = Re 0	Dn wire (512 bits) CIMSYS_33:44:55 (00, , PRI: 0, DEI: 0, 1 /ersion 4, Src: 19: Docol, Src Port: 12: Layer Packet Type: MRd (0x00) eserved0: 0 class: 0x0 eserved1: 0 = Digest: 0. = Poison: 0	<pre>, 64 bytes captured (5: 0:11:22:33:44:55), Dst DD: 100 2.168.10.1, Dst: 192.10 289, Dst Port: 12289 x0 x0 x0</pre>	12 bits) : Broadcast (1					attrs_[RELAX1.	len 64 NW	completer	<u>. 1h:00</u> .	Successfu	l Complei	ion (SC).
rame ther 02.1 nter ser etTL Ne V PC	: 1: 64 bytes of net II, Src: 0 Q Virtual LAN, net Protocol V Datagram Proto P Packet TLP Header Ie Transaction Packet Format 0.000 = T 0000 = Re 0	Dn wire (512 bits) ITMSYS_33:44:55 (0, , PRI: 0, DEI: 0, 5 Version 4, Src: 192 Docol, Src Port: 12: Layer Packet Type: MRd (0x00) eserved0: 0 class: 0x0 eserved1: 0 = Digest: 0 = Poison: 0 = Attr: REL	<pre>, 64 bytes captured (5 3:11:22:33:44:55), Dst ID: 100 2:168.10.1, Dst: 192.1 289, Dst Port: 12289 x0 x0 x0 aX (0x2)</pre>	12 bits) : Broadcast (1					attrs_[RELAX1.	len 64 DW	_completer	<u>1</u> h:00.	Successfu	Comple:	inn (SC).
rame ther 02.1 nter ser etTL Ne V PC	1: 64 bytes of net II, Src: 0 Q Virtual LAN, net Protocol V Datagram Proto P Packet tTLP Header I e Transaction Packet Format 0	Dn wire (512 bits) CIMSYS_33:44:55 (0, , PRI: 0, DEI: 0, 5 /ersion 4, Src: 192 /ersion 4, Src: 192 Layer Packet Type: MRd (0x00) eserved0: 0 class: 0x0 eserved1: 0 = Digest: 0 = Poison: 0 = Reserved2	<pre>, 64 bytes captured (5: 0:11:22:33:44:55), Dst LD: 100 2:168.10.1, Dst: 192.10 289, Dst Port: 12289 x0 x0 x0 x0 x4X (0x2) : 0</pre>	12 bits) : Broadcast (1					attrs_[RELAX1.	len 64 DW	Completer	<u>1</u> h:00.	Successfu	Comole:	inn (SC).
rame ther 02.1 nter ser etTL Ne V PC	1: 64 bytes of net II, Src: 0 Q Virtual LAN, net Protocol V Datagram Proto P Packet tTLP Header I e Transaction Packet Format 0	Dan wire (512 bits) CIMSYS_33:44:55 (0), PRI: 0, DEI: 0, J Jersion 4, Src: 19; Jersion 4, Src: 19; Jersion 4, Src: 19; Layer Packet Type: MRd (0x00) eserved0: 0 class: 0x0 eserved1: 0 = Digest: 0 = Digest: 0 = Attr: REL = Reserved2 0 0000 = Length: 0	<pre>, 64 bytes captured (5: 0:11:22:33:44:55), Dst LD: 100 2:168.10.1, Dst: 192.10 289, Dst Port: 12289 x0 x0 x0 x0 x4X (0x2) : 0</pre>	12 bits) : Broadcast (1	ff:ff:ff:f	f:ff:ff)	0	flans []			len 64 NW		<u>1</u> h:00.	Successfu	Comole:	inn (SC).

"3DU · · · d

Captured the DMA read TLPs from the physical NIC

./memory replied with the Completion TLPs to the NIC

We've implemented an FPGA-based NetTLP adapter with 10Gbps Ethernet and PCIe Gen2 interface

Profile: Default

Packets: 288 · Displayed: 288 (100.0%)

Challenge 1: Receiving Burst TLPs

- PCIe could momentarily send TLPs at Ethernet wire-speed
 - PCIe endpoints use different TLP tag values to send consecutive DMA read requests (split-transaction)
 - The encapsulated DMA read TLP is 64 bytes = Ethernet short packet size
- LibTLP needs to receive such burst TLPs



DMA Read Requests for writing 8 blocks issued from Samsung PM1725a NVMe (captured by NetTLP)

Challenge 1: Receiving Burst TLPs

- Exploiting multi-cores and multi-queues for PCIe transactions from software
- NetTLP adapter maps TLP tag values to UDP port numbers for encapsulation
 - TLPs are delivered through different UDP flows based on the tag field
 - LibTLP receives the flows by different NIC queues and CPU cores
- Our implementation with 16 core: DMA read 3.6 Gbps





DMA read throughput from LibTLP to the NetTLP adapter



Challenge 2: Completion Timeout

- PCIe specification defines the completion timeout
 - Minimal range is 50 us to 10 ms
 - PCIe specification recommends that PCIe devices do not expire in less than 10 ms
 - Intel X520 NIC sets the range from 50 us to 50 ms
- Our software implementation result:
 - 99% DMA read latency is less than 27 us

\$ sudo lspci -vv 01:00.0 Ethernet controller: Intel Corporation 82599ES DevCtl: MaxPayload 128 bytes, MaxReadReq 512 bytes DevCtl2: Completion Timeout: 50us to 50ms,

Completion timeout of Intel X520 NIC



27 us

DMA read latency from LibTLP to NetTLP adapter

Use Case 1: Observing Root Complex and PCIe Switch Behavior



(2

Timestamp (us)

О

Root complex splits the 512B DMA read into eight 64B request TLPs and rebuilds two 256B completion TLPs (MaxPayloadSize = 256B)

Use Case 2: A Nonexistent NIC

- To confirm the productivity of NetTLP, we implemented an Ethernet NIC
 - Target NIC: simple-nic introduced by [pcie-bench SIGCOMM'18]
 - A theoretical model of a simple Ethernet NIC
 - ./simple-nic uses a tap interface as its Ethernet port



The simple-nic model certainly works with a root complex

- ./simple-nic on the NetTLP platform can TX/RX packets
- All the PCIe interactions with the root complex can be observed by tcpdump
- The device code is 400 LoC in C

tcpdump outputs (packet info only) for sending an ICMP echo packet from the host

1. NIC driver updates TX queue tail pointer	MWr, 3DW, WD, tc 0, flags [none], attrs [none], len 1, requester					
1. We driver applates in quede tail pointer	00:00, tag 0x01, last 0x0, first 0xf, Addr 0xb0000010					
	MRd, 3DW, tc 0, flags [none], attrs [none], len 4, requester 1b:00,					
2-3. NIC reads the TX queue descriptor	tag 0x01, last 0xf, first 0xf, Addr 0x2f004000					
from the main memory	CplD, 3DW, WD, tc 0, flags [none], attrs [none], len 4, completer					
	00:00, success, byte count 16, requester 1b:00, tag 0x01, lowaddr 0x00					
4-5. NIC reads the packet data to be sent	MRd, 3DW, tc 0, flags [none], attrs [none], len 25, requester 1b:00,					
•	tag 0x01, last 0x3, first 0xf, Addr <mark>0x3bdc1000</mark>					
from the main memory	CplD, 3DW, WD, tc 0, flags [none], attrs [none], len 25, completer					
(Addr: 0x3bdc1000 is skb->data address)	00:00, success, byte count 98, requester 1b:00, tag 0x01, lowaddr 0x00					
6. NIC generates an interrupt to NIC driver	MWr, 3DW, WD, tc 0, flags [none], attrs [none], len 1, requester					
(Addr: 0xfee1a000 is MSI-X address)	1b:00, tag 0x01, last 0x0, first 0xf, Addr 0xfee1a000					

Summary

- NetTLP enables developing PCIe devices in software with IP networking style
 - NetTLP adapter is the bridge between PCIe and Ethernet links
 - LibTLP enables software PCIe devices on top of IP network stacks
- In the results
 - Observing actual TLPs with tcpdump and Wireshark
 - Implemented the simple Ethernet NIC model in 400 lines of C code
- Benchmarks, other use cases (capturing TLPs from 4 product devices and memory introspection), and their details are available in our paper

Source code and raw pcap data are available at https://haeena.dev/nettlp