



清华大学
Tsinghua University

Lab of Broadband Networking, Tsinghua University, Beijing China

Wire Speed Name Lookup: A GPU-based Approach

Yi Wang, Yuan Zu, Ting Zhang, Kunyang Peng,
Qunfeng Dong, **Bin Liu**, Wei Meng, Huichen Dai,
Xin Tian, Hao Wu, Di Yang





1. Introduction
2. Name Lookup: Algorithm and Data Structure
3. Implementation
4. Experimental Results
5. Conclusion



- **Name Lookup is widely used in a broad range of technological fields**
 - search engine
 - information retrieval
 - text processing
 - intrusion detection/prevention
 - ...
- **But we have met a new research issue in the CCN scenario**



■ Content-Centric Networking (CCN)

- CCN uses **names** to identify every piece of contents instead of IP addresses for hardware devices attached to IP network.
- A forwarding table consists of **name prefixes**.
- A core challenge and enabling technique in implementing CCN is exactly to perform **name lookup** for packet forwarding at wire speed.




■ Naming in CCN

- A CCN name is hierarchically structured and composed of explicitly delimited components

/com/google/maps
↓ ↓ ↓
com google maps

■ Two High-level Requirements for CCN Name Lookup:



1) Longest name Prefix Matching(**LPM**)

2) Strict latency requirement (<**100us**)



——name lookup challenges

■ The detailed challenges of name lookup

■ Complex name structure


- 1) consists of digits and characters;
- 2) variable length name;
- 3) without an externally imposed upper bound.

■ The large-scale name table


Wire Speed Name Lookup: A GPU-based Approach



—name lookup challenges



Backbone IP Table Size



Number of Active Web-site Worldwide

Name tables could be **2~3 orders of magnitude larger** than IP lookup table



——name lookup challenges

■ The detailed challenges of name lookup

- Complex name structure

- 1) consists of digits and characters;
- 2) variable length name;
- 3) without an externally imposed upper bound.

- The large-scale name table (**2~3 orders larger**)

- Frequently update

- Wire Speed (100Gbps Ethernet, OC-3072)


1. We present the first design, implementation and evaluation of a GPU-based name lookup engine, which obtains **63.52M** searches per second, enabling line rate of **127 Gbps**.
2. A new technique called *multiple aligned transition arrays (MATA)* is used to greatly compress storage space.
3. Stream-based pipeline approach ensures actual per-packet latency (*less than 100us*) while keeping high lookup throughput.



1. Background and Challenges
2. Name Lookup: Algorithm and Data Structure
3. Implementation
4. Experimental Results
5. Conclusion



■ Character Trie



Character Trie

Two-Dimensional State Transition Table (STT)


	...	/	...	a	b	c	...
0				1			
1		2			6		
2					3		
3						4	
4		5					
5							
6		7					
7						8	
8		9					
9							
...							



- Two-Dimensional State Transition Table (STT)
 - Advantage
 - Easy to build
 - Fast speed: One State Transition needs one memory access only
 - Disadvantage
 - Too much memory required to be implemented



■ Aligned Transition Array (ATA) to compress STT





■ ATA

■ Advantage

- Keep fast speed: one state transition needs one memory access
- Low memory space

■ Disadvantage

- Building speed is too slow for large-scale name table
- Cannot support incremental updates



Multiple Stride Character Trie


ATA

Name Table

/a/bc/
/ab/c
/a/
/ab/

Address	Transition
0	
1	a/,...
...	
24879	ab,...
...	

“a/” = 24879




d-stride character trie, every state may have 2^{8d} transitions at most.

ATA cannot support multiple Stride Character Trie



Multiple Stride Character Trie $\longrightarrow$ Multi-ATA





■ MATA

■ Advantage


- **Improve lookup throughput:** one state transition consumes multiple characters, and each state transition requires **only one memory access**
- Further compress memory space
- Small ATAs in MATA are easier to build and manage
- Support fast incremental update




1. Introduction
2. Name Lookup: Algorithm and Data Structure
3. Implementation
4. Experimental Results
5. Conclusion

Wire Speed Name Lookup: A GPU-based Approach


—Name Lookup Engine Framework








■ Batch Size: 16MB vs. 1MB





How can we reduce name lookup latency while keeping high throughput?





■ CUDA Stream:


- a stream is a sequence of operations that execute in issue-order





清华大学
Tsinghua University

■ CUDA Streams effectively reduce latency



We still need to reduce the delay


$$T = 2t_{start} * N + \frac{M_{batch} + M_{result}}{S_{PCIe}} + \frac{M_{batch}}{N * S_{kernel}}$$

$$f'(N) = 0$$

$$N = \sqrt{\frac{M_{batch}}{2t_{start} * S_{kernel}}}$$

Wire Speed Name Lookup: A GPU-based Approach

—GPU Memory Access Optimization






- GPU: Single-Instruction Multiple-Data (SIMD)
 - 32 threads are organized as a *Warp*;
 - 32 threads in a Warp synchronously run in SIMD manner;
- GPU Memory:
 - Partition into 128-byte blocks;
 - Every memory access fetches a 128-byte block;


—GPU Memory Access Optimization

- Each 128-bytes block stores a name
 - Problem: when the 32 threads simultaneously read the first piece of data from each of the names they are processing, resulting in 32 separate memory accesses.
- **Interweaved Layout**
 - A name is divided into 32 pieces;
 - 32 pieces from 32 names are stored in one 128-byte block

Threads



Threads





1. Introduction
2. Name Lookup: Algorithm and Data Structure
3. Implementation
4. Experimental Results
5. Conclusion



—Experimental Results

■ Platform: A commodity PC

Item	Specification
Motherboard	ASUS Z8PE-D12X (INTEL S5520)
CPU	Intel Xeon E5645×2 (6 cores, 2.4GHz)
RAM	DDR3 ECC 48GB (1333MHz)
GPU	NVIDIA GTX590 (2×512 cores, 2×1536MB)

■ Name Table

- Download from DMOZ website: 3M
- Crawl from Internet: 10M

■ Name Trace

- Average workload: random name prefix + suffix
- Heavy workload: the longest 10% name prefix + suffix



■ Memory Space



■ 3M name table

- ATA vs STT: $101\times$
- MATA vs STT: **$130\times$**



■ 10M name table

- ATA vs STT: $102\times$
- MATA vs STT: **$142\times$**


- Lookup Speed (Million Searches per Second, MSPS)
 - 100K, Average Workload
 - 100K, Heavy Workload




- Lookup Speed (Million Searches per Second, MSPS)
 - 10M, Average Workload
 - 10M, Heavy Workload



- Which is the bottleneck of name lookup engine?
 - PCIe bus or GPU kernel?




- Which is the bottleneck of name lookup engine?
 - PCIe bus or GPU kernel?



■ Scalability

- Lookup speed
- Memory
- Latency






Experimental Results


■ Scalability

- Lookup speed
- Memory
- Latency




■ Scalability

- Lookup speed
- Memory
- Latency



Update





1. Introduction
2. Name Lookup: Algorithm and Data Structure
3. Implementation
4. Experimental Results
5. Conclusion



1. **MATA** is proposed to compress memory space and improve name lookup speed
2. Implement a wire speed name lookup engine based on a commodity PC installed with a GTX590 GPU board
3. Extensive experiments demonstrate:
 - Name lookup speed: 63.52 MSPS, >100 Gbps wire-speed
 - Latency: <100us
 - Memory: compress >100×
 - Good Scalability



清华大学
Tsinghua University

Lab of Broadband Networking, Tsinghua University, Beijing China

Thanks

Q & A