Optimizing NAND Flash-Based SSDs via Retention Relaxation



Ren-Shuo Liu^{*}, Chia-Lin Yang^{*}, Wei Wu[†] *National Taiwan University and *Intel Corporation



Motivation

Retention specification vs. actual retention requirement

Industrial standards: 1 to 10 years



Retention relaxation

– If we don't need to guarantee the maximal retention time, which design parameters of SSDs can be improved?

Contribution

Retention Time Analysis

- Retention requirement of a sector written into disks
 - Interval from the time the sector is written to the time the sector is overwritten

Sector addresses written:

0	1	2	3	4	5	6	7	Time (A.U.
а	b	b	a	C	a	$\dot{\Box}$	Ċ	

3 1 ? 2 ? ? **Retention requirements:**

■ 68% to 99% of writes have retention requirements ≤ 1 week

– We propose retention-aware designs to trade data retention for the benefits on write speed, or ECCs' cost and performance

NAND Flash Model

Threshold voltage (Vth) distribution model

Probability density function of cells' V_{th}



where k is the data state #, and ΔV_{P} is the step increment in NAND Flash's programming procedure





Retention-Aware Design



Retention-aware Flash **Translation Layer (FTL)**

FTL

Tracker

- Two new components in the FTL
 - Mode Selector: invoke different
- Retention-aware ECC architecture
 - All writes from hosts to SSDs
 - Protected by BCH only
 - Short data retention guarantee



Benefits of Retention Relaxation



- NAND Flash write commands or different ECC engines
- **Retention Tracker**: monitor blocks and reprogram data which are about to run out of retention to ensure no data loss
- Two-level retention guarantees
 - **Relaxed retention**: all writes from hosts to SSDs
 - Normal retention: background writes (e.g., cleaning and wearleveling in SSDs) and reprogramming

- Background writes and reprogramming
 - Protected by LDPC
 - Full data retention guarantee
- Advantages
 - Time-consuming LDPC is kept out of the critical performance path
 - LDPC encodes only data with retention longer than BCH's guarantee



System Evaluation

Data Retention (Year)

- Improving write speed
 - Enlarging the step increment (ΔV_p) in NAND Flash's programming procedures
 - Retention decreases because the V_{th} distributions become wider and the margins between neighboring levels get narrower
 - Write speed increases because with large ΔV_{p} , fewer programming steps are required during writes
 - 2.3× write speedup is achievable if data retention is reduced to 2 weeks

- NAND Flash's 1-Year Raw Bit Error Rate
- Improving ECCs' cost and performance
 - Advanced ECCs such as LDPC codes are required for NAND Flash whose bit error rate $\geq 10^{-3}$
 - Shorter retention guarantee \rightarrow fewer retention errors \rightarrow less required ECC strength
 - BCH is strong enough for NAND Flash with the bit error rate up to 2.2×10⁻² if the retention guarantee is relaxed to 2 weeks
- SSD write response time speedup
 - Retention Relaxation achieves 2.2× to 5.5× speedup
 - Hadoop has the largest speedup
 - High I/O throughput and long queuing time
 - Retention Relaxation significantly reduces the queuing time
- SSD performance vs. various LDPC throughput
 - Retention Relaxation outperforms the baseline (conventional concatenated BCH-LDPC) with the same LDPC throughput
 - Retention Relaxation approaches the ideal performance with 20MB/s LDPC

* The SSD simulator could stop simulations due to I/O queue saturation if LDPC's throughput is insufficient. The curve of the baseline presents a zigzag appearance between 5—80 MB/s because several traces which cause saturation are excluded.